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Abstract
This study investigates novel three-dimensional passive microwave components that make use of multilayer 
technology defined as a production process employing several alternately stacked layers of metal and dielectric 
structures. Components developed include conventional and equal delay Ruthroff tr ansformers; Guanella baluns; 
stepped impedance lowpass filters; bandpass filters formed from quarter wavelength stubs and transmission line 
sections; and balanced transmission lines. The theory of operation of each component is described along with the 
required design procedures for fabrication in the form of a multilayer MMIC using the Caswell H40 process, or 
a multilayer MIC using the Hibiidas photoimageable thick-film process.
New practice includes the development of novel structures including a balanced tr ansmission line with con­
ductors arranged in a broadside configuration; a pseudo coplanar- waveguide transmission line with a high charac­
teristic impedance; and a new design of compensated microstrip T-junction with clear ly defined reference planes 
between the three branch lines.
An investigation into how certain components operate has resulted in two pieces of new theory which are: a 
design procedure for bandpass filters formed from quarter wavelength stubs and transmission line sections; and a 
new theory of operation of equal delay Rutliroff transformers and Guanella baluns which takes into account the 
parasitic common mode currents.
Also included in the thesis ar e: a brief history of MICs and MMICs including an overview of the different fab­
rication processes used by industry; a comprehensive description of the Caswell H40 multilayer MMIC process, 
and the Hibridas photoimageable thick-film process; and a section devoted to test and measinement procedures 
for circuits fabricated in a MIC or MMIC form using microwave probes, which includes a critical analysis of 
different calibration and de-embedding methods, and details of suitable test equipment and procedures for testing 
multiport circuits and circuits with balanced ports.
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1 Introduction
1.1 Early developments in miniaturised and printed circuits
Miniaturised electi onic circuits formed using the centuries old technology of screen printing were first developed in 
the 1930s and comprised only of metal conductors and thick-film printed resistors intended for use in low frequency 
low current applications and not at RF and microwave frequencies. Around 1943, a mortar proximity fuse was 
produced as a screen printed circuit using silver conductors and carbon resistive mks. In 1948, a comprehensive 
paper was published [1] detailing the early history and applications of a variety of printed and miniaturised circuit 
technologies including those formed by etching or spray deposition techniques that were in use at the time for low 
frequency applications.
An interesting and rather obscure method of fabricating electionic circuits which was ahead of its time was the 
Electronic Circuit-Making Equipment (ECME) Process developed in 1948 by John Sargrove in Surrey [2]. In this 
fully automated process, circuits are fabricated by first moulding a slab of Bakelite with the required circuit pattern, 
then filling the Bakelite slab with molten zinc. A mould representing the desired circuit had to be manufactured 
beforehand using a metalworking process, but once created, producing slabs of moulded Bakelite is a quick and 
simple procedure. Circuits produced using the ECME process were destined for radio receivers but could be used 
in almost any electronic apparatus. Sadly this ingenious process was shortly abandoned due to financial backing 
being terminated primarily as a result of prevailing economic conditions at the time as the fear of unemployment 
amongst the British population ran high despite labour shortages being the reality.
An ingenious system of constructing electronic appar atus using arrays of stacked miniaturised circuit modules 
formed by screen printing on 5/8” square steatite tiles was the brainchild of Robert Henry of the NBS during the 
late 1940s [3] which initiated a secret research programme in 1950 by the NBS on behalf of the US Navy named 
Project Tinkertoy to develop this system for military purposes. Project Tinkertoy was disbanded in 1953 because it 
took no account of the invention of the transistor and technical information about the system was disclosed to the 
public for use in civilian electronic equipment [4].
During the 1950s, another system of constructing miniaturised circuits similar to Project Tinkertoy was devel­
oped by the Surface Communications Division of RCA which demonstrated a five transistor superheterodyne radio 
receiver inside a fountain pen case in 1957. A contract was formed between the US Army and RCA in 1958 to mass 
produce these miniaturised circuits for military applications which became known as the Micromodule Programme 
[5, 6]. Micromodule circuits are formed on 3/10” x 3/10” x 1/100” thick ceramic wafers using screen printing of 
conductors followed by the attachment of small surface mounted components. A circuit module is assembled by 
stacking several wafers and interconnecting them with riser wires attached to solder ridges around the periphery 
of each wafer. The completed module could be then be encapsulated if required for protection. Photographs of 
Micromodules and the pen-sized radio receiver appear in [6]. By 1963, Micromodule production at RCA had 
reached 10,000 modules a month, but in 1964, the advances in silicon integrated circuits had eclipsed Micromod­
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ules and the production of them ceased by RCA. IBM later used a similar technology for circuits in their 360 series 
computer.
A roundup of the different miniaturised circuit production technologies existing in 1962 for lower frequency 
applications - some of which are also suitable for use at RF and microwave frequencies - is published in [7],
1.2 Microwave integrated circuits
In 1952, two papers were published describing a planar transmission line structure for use at microwave frequen­
cies called microstrip, with the first paper [8] describing the technology of microstrip and the second paper [9] 
describing passive components that could be produced using microstrip. In 1955, an entire issue of the IRE Trans­
actions on Microwave Theory and Techniques journal was devoted to microstiip and stiipline circuit developments 
[10].
A notable feature of these early microstiip circuits is the use of polymer dielectrics having a low dielectric 
constant which results in a high proportion of the EM energy being propagated in the air around the conductor 
rather than being contained in the dielectric between the conductor and the ground plane. Radiation losses from 
microstrip circuits were so severe that shielded stripline was preferred by microwave engineers for the production 
of compact microwave circuits during the 1950s and early 1960s. Shortly after Micromodules fell out of favour 
with engineers for low frequency applications with in the mid 1960s because of the advancement of silicon IC 
technology, materials with a higher dielectric constant including alumina and sapphire became exploited by mi­
crowave engineers for use as substiates in microstiip circuits, and so the microwave integrated circuit (MIC) was 
invented [11].
In September 1964, Texas Instruments under the Air Force Avionics Labs Support developed circuit modules 
using alumina substrates and thin-film microstrip transmission lines for use in an active phased array radar called 
MERA [12]. In 1966, both Texas Insti'uments and Bell Labs reported microstrip circuits formed using the thin- 
film process on alumina substrates where Texas Instruments developed branch line couplers and balanced mixers 
[13], and Bell labs developed a 4 GHz Class B amplifier using bipolar transistors [14]. Texas Instruments also 
characterised microstrip transmission lines on an alumina substrate. Colour photographs of a microwave receiver 
fabricated using tliin-film technology on a sapphire substrate and a distributed element amplifier fabricated in 1967 
are published in [15].
By the turn of the 1970s, progress in MIC technology had reached the point where MICs became a serious 
competitor to existing circuit fabrication techniques for the mass production of low powered microwave circuits 
and many papers were published on the technical aspects of fabricating MICs. The more notable papers include:-
1. A survey of MIC technology fabricated using both the thick-film and thin-film processes from tlie viewpoint 
of 1970 [16].
2. A discussion of the integration and technology used for thin-film MICs including design rules for various
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microwave components [17].
3. A comprehensive overview of film technology for MICs detailing the physical properties of materials used 
to fabricate MICs with. A good description of loss mechanisms is given in addition to a useful comparison 
of thick-film and thin-film technologies from the point of view of losses [18].
Early MICs tended to be fabricated using the thin-film process rather than the screen printed tliick-film process. The 
first recorded instance of MIC fabricated using the thick-film process was a solid state radar module manufactured 
by Microwave Associates in 1968 [19]. A historical perspective of MICs from a 1984 viewpoint is found in [12].
1.3 MIC manufacturing processes
A variety of different production processes for fabricating MICs had been developed by the 1970s and this section 
gives a brief history and overview of each process.
1.3.1 The thlck-fihn process
Thick-film circuits are formed using a screen printing process by forcing either conductive, resistive or dielectric 
pastes through a stencil screen containing the circuit pattern onto a substrate. Screens are either made of stainless 
steel mesh or nylon mesh and are patterned by uniformly coating with a photo-sensitive emulsion which is then 
exposed to UV light through a positive photomask of the circuit pattern. Exposed areas of the photosensitive 
emulsion polymerise and harden on the mesh filling holes and preventing thick-film pastes from being printed onto 
the substiate during use. Unexposed areas of photosensitive emulsion are removed by washing the screen in a 
suitable solvent which leave regions of unfilled mesh where thick-film pastes will print onto the substrate during 
use.
Conductive pastes used to form metal structures consist of powdered metals and glass frit suspended in organic 
binders and solvents. Resistive pastes employ a mixture of metals and metal oxides combined with glass frit 
suspended in organic binders and solvents. Dielectric pastes are based on a suitable dielectiic material such baiium 
titanate or glass-ceramic paiticles mixed with glass frit and suspended in organic binders and solvent.
After printing, the circuit is placed in a drying oven with a temperature of 80®C to 125°C for about 15 minutes 
to dry the paste by evaporating the solvents. This slow low temperature drying stage is necessary to prevent the 
rapid evaporation of solvents which would form voids and blisters in laid down stiuctures if the pastes were fired 
when wet.
After drying, the circuit is fired at a high temperature in a furnace. Organic binders are removed by oxidisation 
during firing and the glass frit softens to wet the substrate and bond the metal powder particles to the substrate in 
a glass matrix. Ideally a three stage firing process should be used:-
1. Preheat at 350°C to burn off organic matter without contaminating laid down structures.
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2. Peak fire at 850®C. Glass frit softens and reacts with the alumina substrate to form an adhesion layer for the 
laid down structures. Metallic paiticles are sintered.
3. Cool off period. Freezes the glass, promotes adhesion to the substrate and bonds particles together. Slow 
cooling is required to prevent thermal shock to the circuit.
Fired metal structures are typically 5-12 pm  thick and can be successfully fabricated on rougher and less expensive 
substiates than those used with the thin-film process. Metal sti’uctures fabricated using the tliin-film process re­
quire extremely smooth substrates to prevent discontinuities in the resistive and dielectiic layers which result from 
microscopic peaks and valleys on the surface of the substrate and subsequently degrade the performance of the 
circuit [11]. In fact a certain degree of substrate surface roughness is required to ensure that the tliick-film pastes 
firmly adhere to the substrate as many pastes have difficulty in adhering to extremely smooth surfaces. Typically 
96% alumina is used as a substrate material for most thick-film circuits.
A tliick-film circuit manufacturing facility requires a clean and dust free environment to prevent dust and 
airborne particles from contaminating the pastes whilst they are wet. Clean room conditions are recommended 
although not essential. Special lint free wipers must be used for cleaning equipment with as tissue paper releases 
paper dust.
The thick-film process has been used since the 1930s to fabricate circuits for low frequency applications and 
first deployed in 1968 for circuits operating at microwave frequencies [19]. By the mid 1970s, the thick-film 
process had matured and many papers had been published. The more notable papers include:-
1. An introduction to thick-film circuit technology [20].
2. A comprehensive overview of thick-film technology from a 1971 perspective detailing fabrication tech­
niques; processes and environmental conditions for screen printing, drying and firing pastes; and the han­
dling of materials [21]. No mention is made of the use of tliick-film circuits at RF and microwave frequen­
cies.
3. A detailed description of the processing stages for fabricating tliick-film circuits for microwave applications 
and the advantages of using the thick-film process over the thin-film process [11]. Microwave filters, radar 
receivers and amplifiers are fabricated.
4. A discussion of the fabrication and microwave properties of tliick-film conductors, resistors and capacitors 
including a summary of component attachment techniques [22].
5. A summary of the thick-film circuits developed for use by British Telecom at their Martlesham Heath re­
search centre, near Ipswich [23]. The article gives an overview of how tliick-film circuits are fabricated and 
how components can be attached to them.
Early thick-film circuits tended to be used in radar systems, military hardware, and mainframe computer sub- 
assemblies as opposed to consumer electionics. The first documented instance of a thick-film circuit being used in
4
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a consumer electronics product was in 1969 for a chroma demodulator and colour difference amplifier fabricated 
on an alumina substrate for use in an NTSC television manufactured by Zenith [24]. Other early consumer elec­
tionics applications include a television filter with a centre frequency of 36 MHz and a bandwidth of 3 MHz with 
300 O terminals developed by the RAE for Radio Rentals in the UK [25], and a television tuner for the VHP bands 
also designed and manufactured by Zenith [26].
The thick-film process is seldom used for circuits operating above a few GHz because metal structures have 
rough edges and surfaces which result in high losses at higher frequencies and degrade the circuit performance, 
especially for circuits where a high Q-factor is of paramount importance. Another deficiency of the thick-film 
process is its incapability of being used to form metal structures with very narrow track and gap widths - typically 
less than 100 pm  - which may be required for higher frequency microwave circuits and certain coupler and filter 
configurations. A variety of microwave circuits including couplers and filters operating in the 10-20 GHz range 
have been fabricated using the tliick-film process with gold conductors on a 99.5% alumina substrate which exhibit 
performances similar to those of identical circuits fabricated using the thin-film process and therefore conclude that 
the tliick-film process is viable for circuits operating up to 20 GHz and competitive with the tliin-film process for 
certain applications [27].
Several excellent books about screen printed electronic circuits containing chapters on materials; production 
processes and technology; machinery used in producing circuits; attachment of discrete components; wirebond- 
ing; and packaging of circuits have been published [28, 29, 30, 31], although none are specifically written with 
microwave applications in mind apart from [30] which has a chapter on MICs. However, most of the subject mate­
rial is relevant for the fabrication of MICs using the thick-film process or one of its variations so are recommended 
for anyone planning on setting up their own MIC production centie.
1.3.2 The thin-film process
Metal stiuctures formed by the tliin-film process are much thinner - hence the name - than those formed using the 
tliick-film process but can be thickened using electioplating or electioless metal deposition techniques if required. 
A sputtering or evaporation process is used to deposit metals onto substrates in a vacuum chamber.
Highly detailed processing stages of fabricating thin-film circuits are graphically illustrated in [32] and a sum­
mary of the main stages are:-
1. Clean and degrease the substrate
2. Uniformly coat the substrate with a thin layer of adhesion metal using an evaporation or sputtering technique.
3. Uniformly coat adhesion metal with a thin layer of conductor metal using an evaporation or sputtering 
technique.
4. Uniformly coat conductor metal with photoresist.
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5. Expose photoresist to UV light through a photomask of the circuit pattern.
6. Develop photoresist. Unexposed photoresist washes away from areas where metal stiuctures are to be 
formed.
7. Electroplate exposed metal areas with conductor metal to form metal structures.
8. Remove photoresist using a solvent.
9. Etch away both the conductor metal and adhesion metal layers that were under the photoresist using suitable 
etchants.
The tliin-film process has traditionally been the preferred fabrication technology for MICs because a finer track and 
gap resolution can be achieved than with the thick-film process, and thin film metal structures have much smoother 
surfaces and edges which reduce conductor losses, especially at frequencies above 10 GHz. The thin-film process 
does have its disadvantages over the thick film process [11, 22] which are:-
1. A thin-film production centi'e requires complicated and expensive equipment whereas thick-film circuits can 
be fabricated using relatively inexpensive equipment.
2. Thin-film is a low yield batch process whereas tliick-film is a high yield continuous process.
3. The quality of thin-film circuits can only be checked on a batch by batch basis whereas the quality of thick- 
film circuits can be checked on a circuit by circuit basis.
4. Manufacturing tliin-film circuits wastes expensive materials including precious metals as most of the evap­
orated or sputtered metals ends up coating the interior surfaces of the vacuum chamber rather than the 
substrates.
5. Thin-film MICs require very smooth and therefore more expensive substiates to prevent discontinuities in 
resistive and dielectiic layers resulting from surface roughness.
6. Thin-film production requires a clean room environment as dust and airborne particles seriously degrade the 
performance of thin-film circuits. Thick-film circuits require a dust free environment but can be fabricated 
successfully without clean room conditions.
7. Metal structures formed using the thin-film process are generally too thin for use at microwave frequencies 
as they have to be approximately three skin depths thick at the lowest frequency of operation. Subsequent 
thickening of thin-film metal structures is accomplished using either electioplating or electroless metal de­
position and the quality of the edges and surfaces of the thickened metal structures are therefore determined 
by the thickening process used. Metal structures formed using the tliick-film process are generally of a 
sufficient thickness for most microwave applications.
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A comprehensive article has been written about the tliin-film process [33] which details fabrication techniques 
for tliin-film conductors, resistors and overlay capacitors: lists the sequence of processes to fabricate a tliin-film 
circuit; and describes the method of attaching discrete components to a thin-film circuit. An investigation into 
the performances of different conductor and substrate materials and fabrication processes for thin-film circuits for 
use in the 7.9-12.4 GHz range has taken place [34]. An unbiased comparison of the merits and performances of 
tliick-film technology versus thin-film technology for use in MIC applications is published in [35].
1.3.3 The Mid-Film™ process
The Mid-Film™ process’ [36] is a photosensitive process developed during the early 1980s combining the advan­
tages of the fine track and gap widths of the thin-film process with the simplicity and low cost of the thick-film 
process. It is capable of achieving a minimum conductor width of 50 ^m which have similai" losses to conventional 
tliick-film conductors. Processing stages to fabricate a mid-film circuit are:-
1. Uniformly coat the substrate with a photosensitive resin.
2. Expose photosensitive resin to UV light through a positive photomask of the circuit pattern. Exposed areas 
crosslink and become particle nonreceptive.
3. Apply a solid powder of metal dust and glass frit to the surface of the photosensitive resin which become 
embedded into the soft unexposed areas.
4. Fire substrate at a high temperature. The photosensitive resin is removed by oxidisation and the metal powder 
particles are bonded to the substrate by sintering and fusion mechanisms.
1.3.4 The photoetched or photolithographic thick-film process
This process is similar to the photoetching process used for fabricating PCBs and was first used to produce thick- 
film circuits by Fujitsu in Japan in 1979 [37] with a minimum conductor width of 50 pm.
Processing stages to fabricate a photoetched thick-film circuit are:-
1. Uniformly coat substrate with a thick-film metal paste using a screen printing machine fitted with a blank 
(unpatterned) mesh.
2. Place substiate in a drying oven with a temperature of 80°C to 125°C for about 15 minutes to dry the paste 
by evaporating the solvents.
3. Uniformly coat dried metal paste with photoresist.
4. Expose photoresist to UV light through a negative photomask of the circuit pattern. Exposed areas of pho­
toresist crosslink and harden.
^Mid-Film is a trademark of Feno Corporation, Cleveland OH.
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5. Develop photoresist using a suitable solvent. Unexposed areas are washed away.
6. Etch away metal under areas where photoresist has been removed using a suitable etchant.
7. Remove exposed photoresist using a solvent.
8. Fire substrate in a furnace to harden metal paste stiuctures. The glass frit softens to wet the substrate and 
bond the metal powder particles to the substrate in a glass matrix.
Metal pastes specifically designed for use in a photoetched thick-film process are manufactured by Heraeus and 
are available in both gold (product number KQ500) and silver (product number KQ610A). Heraeus also offers 
two photoimageable thick-film dielectrics (product numbers KQ115 and KQ125) with a dielectiic constant of 3.9 
which is processed using the method described in Chapter 1.3.5.
1.3.5 The photoimageable thick-film process
In 1974 an article was published [38] about a revolutionary method of producing thick-film circuits using both 
photosensitive conductor [39] and dielectric [40] pastes which were developed a few years earlier by DuPont and 
trademarked as FODEL{S).
The photosensitive thick-film conductor paste is comprised of gold powder, an inorganic metal oxide binder, 
glass frit, a ceramic powder and a photosensitive vehicle suspended in a mixture of organic solvents and resins. 
The dielectiic paste consists of glass frit, a ceramic powder and a photosensitive vehicle suspended in a mixture of 
organic solvents and resins. Both pastes are of a lower viscosity than conventional thick-film pastes and possess a 
Newtonian rheology in order to allow a uniform coating of the substrate and be free from screen mesh marks after 
printing. When the pastes are exposed to UV light, the photosensitive vehicle polymerises and becomes insoluble 
in many organic solvents. Handling of the undeveloped pastes has to be performed under yellow light to prevent 
inadvertent polymerisation of the photosensitive vehicle. A minimum track width of 40 pm  and gap width of 
30 ^m is achievable with the conductor paste.
Further information about the FODEL® photoimageable materials and processing are found in a datasheet 
available from DuPont [41] which provides specifications of the materials and details the mechanism of the chem­
ical reaction of polymerisation of the photosensitive vehicle when exposed to UV light. Another datasheet from 
DuPont [42] provides information about lighting requirements for a FODEL(g) production area, processing steps 
for each of the FODEL(g) pastes, and system design considerations for FODBL® tliick-film circuits.
Processing stages to fabricate a thick-film circuit using the FO D E L 0 photoimageable pastes aie:-
1. Uniformly coat substrate with a photoimageable paste using a screen printing machine fitted with a blank 
(unpatterned) mesh.
2. Place substrate in a circulating air dryer with a temperature of 55°C to dry the paste by evaporating the 
solvents. A drying time of 8-10 minutes is required for the conductor paste and 30 minutes for the dielectric
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paste.
3. Expose paste to UV light through a negative photomask of the circuit pattern for 10-20 seconds. The 
photosensitive vehicle in the exposed areas of the paste polymerises. Exposure has to be performed in a 
nitrogen atmosphere as oxygen inhibits polymerisation.
4. Develop photoresist using perchloroethylene in a spray developer unit. A 10 second spray is sufficient to 
develop the conductor patterns. Unexposed areas of the paste aie dissolved and washed away.
5. Fire substrate in a furnace for approximately 35 minutes with a peak temperature of 850°C for 4 minutes. 
The glass frit softens to wet the substrate and bond the metal powder particles to the substrate in a glass 
matrix. The photosensitive vehicle is volatised and burned off.
A mask alignment and UV light exposure system, and a solvent spray developing unit have been designed and 
constructed by DuPont because no suitable equipment was available commercially at the time the photoimageable 
pastes were developed.
MICs are mentioned as a possible application for the FODEL® photoimageable thick-film process and a 
number of microwave circuits operating in the 4-18 GHz range were fabricated in 1997 [43]. Multilayer circuits 
for digital applications were produced in the early 1990s [44].
At the time of writing, there are only two photoimageable thick-film processes: The FODEL(S) process by 
DuPont, and the more recently developed Hibridas process which is described in Chapter 2.1.
1.4 Multilayer circuits
An advancement of any miniaturised circuit manufacturing process is to form multilayer circuits comprised of 
several alternately stacked layers of metal and dielectric structures where the number of layers are restricted only 
by the limitations of the materials used and the production process employed. The first reported instance of a 
multilayer miniaturised circuit was a computer counter circuit dating from 1967 which was fabricated using the 
tliick-film process [45]. A glass dielectric material was used to separate the metal layers from one another which 
is prone to softening and flowing during subsequent refiring stages after higher level structures are added to the 
circuit, and therefore causes the positions of already laid down structures to dislocate, and critically positioned 
structures on different layers to misregister.
Much research into multilayer tliick-film circuits for low frequency applications took place during the late 
1960s by the Module Technology Group at the UKAEA in Aldermaston, Berkshire [46, 47]. It was found that 
conventional glass softens on reheating causing movement of already laid down structures which can be vastly 
reduced by using devitrifying or recrystallising glasses that stay rigid on reheating as a dielectric material. How­
ever, the recrystallisation process for devitrifying glasses is time and temperature dependent and some flow occurs 
whilst recrystallisation takes place. As a result, a special dielectric material was developed to reduce glass flow 
when subsequently reheated which consists of an umeacted ceramic component mixed with a devitiifying glass.
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The effects of the unreacted ceramic components is two-fold: it significantly increases the viscosity of the glass 
during firing and gradually dissolves into the glass during subsequent refirings leading to further increases in glass 
viscosity and consequent further reductions in glass mobility.
Another problem identified is when dielectric layers are screen printed over already laid down metal structures, 
the upper surface of overprinted dielectric layer undulates in accordance with the position of the metal structures 
beneath it which makes the design and printing of higher level structures difficult. The effects of undulation are 
vastly reduced by a process called complementary printing which fills in the valleys between the already laid down 
metal structure with dielectric material to a height equal to that of the metal structures as shown in Figure 1.1. The 
circuit is then fired to harden the infilled dielectric material which results in an almost flat upper surface across 
the entire circuit. When the circuit is overprinted with a dielectric layer, an almost flat upper surface results after 
firing which makes the printing of a subsequent metal layer easy. This complementary printing process is patented 
[48, 49]. Other findings by the Module Technology Group at the UKAEA are that metal layers flow readily during 
firing and fill pinholes in the dielectric layers with ease by capillary action, and that coloured dielectrics can be 
used to aid registration between different layers.
Conductors
Complementary dielectric
Dielectric overlay
Figure 1.1: Complementary printing.
Problems with glass dielectrics softening, already laid down structures dislocating during subsequent refirings, 
and the requirement to use recrystallising glasses as a dielectric material are also mentioned in another article about 
fabricating multilayer thick-film circuits published in 1970 [50].
In 1971, multilayer thick-film circuits using alumina substrates for use in a missile guidance control com­
puter were fabricated by McDonnell Douglas [51] which used recrystallising glass dielectric pastes ESL 4610 
and ESL 4608 manufactured by Electro-Science Labs (ESL) with dielectric constants of 10 and 8 respectively. 
Molybdenum was used as a heatsink as it has a similar thermal expansion coefficient to alumina. An ingenious 
method of preventing the screen from sticking to the substrate when printing sticky pastes was devised and shown 
in Figure 1.2 which makes use of a ramp to suddenly pull the screen away from the substrate directly after printing 
in order to produce a smooth printed layer.
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Squeegee
Direction of squeegee travel \|/
 >
tScreen /|\
Substrate Ramp
Figure 1.2: When the moving squeegee contacts the ramp, the screen is suddenly pulled away from the
substrate.
Other notable milestones in the development of multilayer circuits are:-
1. The first example of a commercially available crystallising glass ceramic dielectric paste (product number 
DP-8299 manufactured by DuPont) used to fabricate multilayer thick-film circuits with in 1971 [52].
2. Multilayer circuits fabricated using the FODEL® photoimageable thick-film process in 1973 [40].
3. Multilayer circuits fabricated using the thin-film process for low frequency applications in 1974 [53].
4. Multilayer circuits fabricated using a photoetched thick-film process in 1979 [37].
5. A broadside coupler being the first reported multilayer component fabricated on a MMIC in 1988 [54].
1.4.1 Advantages of multilayer circuits over single layer circuits
Multilayer circuits were developed for two very different reasons.
1. As a method of enabling larger and more complex circuits to be built on the same size substrate than if 
a single layer circuit is used, and to eliminate air bridges where one conductor crosses another. This was 
and still largely is the reason for using multilayer circuits for low frequency applications and digital circuit 
modules but is also applicable for microwave circuits fabricated in a MIC or MMIC form because sapphire 
and GaAs are expensive substrate materials, so the cost savings from a using a smaller substrate resulting 
from vertical integration will be passed on to the consumer.
2. At microwave frequencies, extra layers enable the construction of a variety of new and novel passive com­
ponents that are impossible to fabricate on a conventional single layer MIC or MMIC.
Examples of such novel components include:-
1. Transmission lines with low characteristic impedances formed using a thin-film microstrip technique^.
2. Broadside directional couplers exhibiting far higher coupling coefficients and directivity than conventional 
edge coupled directional couplers.
^Do not confuse thin-film microstrip with the thin-film process. A thin-film microstrip transmission line can be fabricated using any 
miniaturised circuit production process.
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3. Filters employing stubs and transmission line sections with low characteristic impedances.
4. Coupled line bandpass filters and their variants including hairpin filters using broadside coupling rather than 
edge coupling.
5. Ruthroff transmission line transformers and Guanella baluns.
6. Marchand baluns using broadside coupling.
1.5 MMICs
If a MIC is considered as the microwave equivalent of a printed circuit board then a MMIC must be considered as 
the microwave equivalent of the silicon chip.
A monolithic microwave integrated circuit (MMIC) is technically a semiconductor component with all passive 
and active components formed on the device itself, whereas a MIC is an entirely passive component. Both active 
and passive surface mount components such as transistors, diodes, and chip resistors can be attached to a MIC 
after tlie base circuit has been fabricated, but it is almost impossible to add packaged components to a MMIC. The 
ability to form active components in the substrate of a MMIC confirms that it is a true semiconductor device rather 
than just a miniaturised MIC, even if the par ticular MMIC contains solely passive components. Most commercially 
produced MMICs contain several active components with circuits ranging from simple amplifiers and mixers to 
complete microwave transceiver systems. Due to the limitation of active devices which can be formed on a MMIC 
and the cost per unit area, only the microwave portions of a system are fabricated as a MMIC, and the auxiliary 
circuits operating at sub microwave frequencies are fabricated in either tliick-film, tliin-film or PCB form. MMICs 
can either be directly attached to the low frequency circuit substrate where the electrical interconnections between 
the two parts are formed by wrrebonding, or the MMIC can be encapsulated in a metal or ceramic package similar 
in appearance to a surface mount IC with leads or pads for connection to the outside world. In contrast, it is 
commonplace to incorporate a high proportion of the lower frequency and digital portions of a microwave system 
onto a MIC using surface mount components, especially in situations where compactness of the system is an issue.
Masses of papers have been published about all aspects MMICs and readers unaccustomed with MMIC tech­
nology in general should consult the only comprehensive textbook on the subject [55] or its updated version [56] 
which contains a wealth of information about the design, manufacturing, and testing of MMICs, along with plenty 
of citations for further reading.
1.5.1 A brief history of MMICs
The history of MMICs is closely intertwined with the history of microwave semiconductors themselves since the 
original purpose of developing MMICs was to create a microwave circuit which contained inbuilt active com­
ponents as opposed to simply creating a shrunken down MIC on a GaAs substrate. Although microwave semi­
conductor components in one form or another have existed since the 1940s, the generally accepted starting point
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for MMICs was the development of the first GaAs FET in 1962 by Jim Turner of Plessey at the Caswell site in 
Northamptonshire [57] despite it being only a single transistor with a maximum operating frequency in the VHF 
band. In 1964, a US Government funded programme [58] attempted to develop transmit-receive modules fabri­
cated on silicon substiates for an aircraft phased array antenna, but the results were disappointing because of the 
inability of silicon to maintain its insulating properties through the high temperature diffusion process required for 
the formation of active components including BJTs, and lossy substrates were the result. The first proper GaAs 
MMIC - defined as a complete circuit as opposed to a single microwave semiconductor device - was a microwave 
receiver front end operating at 94 GHz employing Gunn and Schottky barrier diodes demonstrated in 1968 [59]. 
During the mid 1970s, a MESFET amplifier operating in the X-Band was developed by Plessey Caswell that was 
the first GaAs MMIC incorporating a transistor [60] and represented a major milestone in the development of 
MMICs as it could be considered as the first of the modern MMICs. Further research into GaAs MMICs took 
place during the remainder of the 1970s, mainly for military purposes and as part of the US DARPA project. By 
the turn of the 1980s, MMICs were at a sufficiently developed stage for mass production [61] for both military 
and later civilian use with satellite television receivers being the first pieces of consumer electronics to contain a 
MMIC. By the mid 1980s, CAD software for MMIC design emerged and attempts were made at producing mul­
tilayer MMICs. A history of MMICs in a nutshell can be found in [62] and a history of early developments of 
MMICs found in [63].
1.5.2 A summary of the MMIC fabrication process
MMICs, being semiconductor devices are fabricated using a similar process and similar equipment to that used 
for fabricating silicon ICs with. Most MMICs employ GaAs as their substrate material although occasionally 
silicon substrates are used at lower frequencies. Much work is underway to perfect silicon MMICs because of 
the commercial advantages of using silicon rather than GaAs. Advantages include silicon being a much cheaper 
material than GaAs, and that digital and sub microwave frequency circuits can easily be fabricated onto the same 
piece of silicon alongside the microwave circuits, enabling the creation of complete systems on a single chip.
GaAs is currently the preferred material for MMIC substi ates, having a high dielectric constant of 12.9, and in 
its pure form is a high resistivity material with a dielectric loss tangent as low as 0.0003. A high electron mobility 
of 8500 cm^/Vs in an undoped state enables the fabrication of active components with operating frequencies in 
excess of 100 GHz. Ingots of GaAs, typically 3 or 4 inches in diameter are manufactured using the Czochralski 
process [64] and sliced into wafers approximately 100 pm  thick to produce substrates for MMICs.
Before a MMIC can be fabricated, several masks need to be produced which correspond to the different com­
ponent parts of both the passive and active devices. Examples of these masks corresponding to structures used in 
the Caswell F20 process which is detailed in [65] are shown in Figure 1.3. Electron beam lithography or X-Ray 
lithography has to be used to form structures smaller than 500 nm rather than photolithography as the wavelength 
of light is too long.
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Figure 1.3: Masks and production processes used to create different structures with in the Caswell F20
process. Diagram taken from [55].
A summary of the stages of fabricating a MMIC on a GaAs wafer are:-
1. Fabricate active devices and GaAs resistors.
2. Fabricate thin-film resistors.
3. Form metal structures.
4. Passivate MMIC with a layer of silicon nitride .
Active components are fabricated either by ion implantation or epitaxial growth with ion implantation preferred 
for low cost and high volume processes. Ion implantation dopants are usually silicon or germanium for forming 
n-type regions and beryllium or zinc for forming p-type regions in the GaAs substrate. Virtually all active devices 
are of the n-type as GaAs has a high electron mobility around 4000 cm^/Vs in a doped state in contrast to a much 
lower hole mobility of around 250 cm^/Vs which makes the fabrication of p-type devices an unattractive prospect. 
The process of selective ion implantation is:-
1. Coat GaAs substrate with photoresist.
2. Create holes in the photoresist using photolithography.
3. Ion etch the GaAs.
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After ion implantation, it is necessary to electrically activate the dopant ions by annealing the wafer at a temperature 
of approximately 850°C for 10-30 minutes.
Resistors are either of the GaAs or more usually the thin-film variety. GaAs resistors are incorporated into the 
GaAs substrate itself by creating isolated regions of conducting epitaxial film on the substrate by ion implantation. 
Thin-film resistors are formed from either NiCr or TaN deposited using the thin-film process followed by pho­
tolithography. NiCr is sputtered onto the substrate whereas TaN is usually reactively sputtered in a nitrogen argon 
atmosphere.
Metal structures can be added using two different techniques: Either deposited by evaporating or sputtering 
metals in a vacuum chamber in a similar fashion to that used for the thin-film process described in Chapter 1.3.2.
Metal components are formed on the uniform metal layer in three different ways; milling away the unwanted
metal with an ion beam; photolithography followed by wet etching; or the lift-off process. Figure 1.4 graphically 
illustrates the four stages of the lift off process which are described below.
1. Deposit a layer of photoresist onto the wafer
2. Define features in the photoresist.
3. Deposit metal either by sputtering or evaporation in a vacuum chamber.
4. Lift off unwanted metal by removing photoresist.
If the lift-off process is to be successful then the photoresist requires an undercut profile shown in Figure 1.5. 
Modern MMIC fabs tend to favour the lift-off process over wet etching as GaAs is susceptible to attack from many 
etchants which dissolve metals.
Photoresist 
GaAs Substrate
Figure 1.4: The sequence of operations for forming metal structures using the lift-off process.
Figure 1.5: A cross section off a hole in the photoresist with an undercut profile.
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Dielectric layers are formed by plasma-assisted deposition or by sputtering of dielectric material which create 
layers with a thickness in the 0.1-0.5 pm  range.
After fabricating all the active and passive stiuctures and components, the upper surface of a MMIC has to be 
passivated using a thin layer of SiN.
Technical information about the operation of GaAs semiconductor devices and the fabrication of GaAs ICs 
and MMICs can be found in many solid state electronics and semiconductor physics textbooks. One particularly 
outstanding book purely devoted to GaAs IC technology is [66] which contains more comprehensive material 
about the production of MMICs than that found in [55, 56]. An excellent paper has been published about the 
design considerations for MMICs from an early 1980s viewpoint although much of the information is still valid 
today [61].
1.6 Multilayer MMICs
By the mid 1980s, the process of fabricating MMICs had advanced to a point where mass production was feasible 
even for use in consumer products such as satellite television receivers. Gradual performance improvements of 
active devices continued throughout the 1980s in contrast to a near stagnation in the development of passive 
components formed from metal and dielectrics. Almost all passive components in use at the time were developed 
decades earlier in microstrip or MIC form and the development of new passive components was restricted by the 
MMIC fabrication processes which could only create a single layer of metallisation.
Multiple layers of metallisation adds a new dimension to MMIC technology enabling the fabrication of a 
variety of new and novel passive components, and vastly improved versions of existing passive components which 
are impossible to fabricate on a conventional single layer MMIC. Examples of such components are listed in 
Chapter 1.4. A multilayer MMIC is initially fabricated as a conventional MMIC before conversion to a multilayer 
MMIC by adding alternating dielectric and metal layers above the first layer of metallisation formed on the upper 
surface of the SiN passivation layer. In theory there is no limit to the maximum number of metal and dielectric 
layers stacked above the base substrate, although in practice limitations exist due to the machinery used to fabricate 
the additional metal and dielectric layers.
An early example of a multilayer microwave component formed above a conventional MMIC was a broadside 
directional coupler fabricated in 1988 using a thin layer of BCB as a dielectric between two layers of gold [54]. 
Simple multilayer MMICs employing two levels of metallisation were being produced by Plessey in 1989 using 
their Caswell F20 process for use as satellite downconverters and radar transmit/receive modules [65]. Advanced 
multilayer MMICs were first reported in Japan in 1991 [67], and during the 1990s there has been much interest 
in developing multilayer MMICs by many semiconductor manufacturers. Most of the published literature about 
multilayer MMICs originates from NTT in Japan who developed their Masterslice multilayer process during the 
mid 1990s. Technical details about this process are published in [68] with practical examples of Masterslice 
MMICs described in [69, 70, 71, 72]. Research and development of multilayer MMICs witli polymer upper
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dielectric layers also takes place at the Pohang University of Science and Technology in South Korea.
At the time of writing, only two companies produce multilayer MMICs: NTT with their Masterslice process 
and Bookham Caswell with their H40 process. Other microwave semiconductor companies are also reputed to be 
researching and developing multilayer MMICs although very little information has been publicised. Both the NTT 
Masterslice process and the Caswell H40 process employ polyimide for the dielectric layers which is applied in a 
paste form, spin coated onto the wafer and cured. Gold is employed for the metal layers in both processes where a 
thin layer is formed by sputtering in a vacuum chamber and subsequently thickened to approximately 1-5 pm  by 
electroplating. Metal structures can be formed from the uniform gold layer either by photolithography followed 
by wet etching or by ion beam milling. Via holes are formed in the polyimide layers photographically as BCB is 
a photosensitive material. Reactive ion etching with a mixture of oxygen and helium ions which leave no residue 
has been used in the MasterSlice MMIC process to form via holes with.
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2 Production processes for multilayer circuits
This section comprehensively details the production processes used to fabricate the three-dimensional components 
developed during the course of the PhD. Two different processes are used: The Hibridas photoimageable thick-film 
process, and the Caswell H40 multilayer MMIC process.
2.1 The Hibridas process
The Hibridas process is a photoimageable thick-film process using photosensitive metal and dielectric pastes de­
veloped during the early 1980s [73] by the microelectronics department of the Research Institute for Radiomea­
surement (now Hibridas Enteiprise Ltd.) in Kaunas, Lithuania. In 1986, two Soviet Union patents were awarded 
for the photosensitive dielectiic composition [74] and tlie photosensitive conductor composition [75].
A photoimageable thick-film process separates the screen printing of pastes from the circuit pattern generation, 
and unlike the photoetched or photolithographic process, no additional photoresist is required. Characterisation 
of Hibridas photosensitive pastes for microstrip applications operating up to 110 GHz has been performed at the 
University of Surrey [76] and circuits demonstrated include branch-line and rat-race couplers.
2.1.1 Materials used in the Hibridas process
A photosensitive dielectric paste and several photosensitive metal pastes are manufactured by Hibridas. The metal 
pastes are comprised of a metal powder, glass frit, a ceramic powder, an organic binder, and a photosensitive 
vehicle suspended in an organic solvent. The dielectric paste consists of crystallising glass frit, a ceramic pow­
der, an organic binder, and a photosensitive vehicle suspended in an organic solvent. Notable properties of the 
photosensitive pastes include:-
1. Good electrical conductivity for the metal pastes.
2. Low dielectric loss for the dielectric paste.
3. Extremely fine line and conductor capability (20-30 pm).
4. Well defined conductor edges and low surface roughness.
5. Low sensitivity to daylight, so no special lighting conditions are required in the processing area.
6. Low sensitivity to the effects of oxygen, so an inert atmosphere is not required in the processing area.
7. An absence of photopolymerisable side chains in the photosensitive vehicle.
Hibridas photosensitive pastes are intended to be blank printed onto a substrate rather than printed with a patterned 
mesh. Therefore, the levelling properties of the pastes are optimised to produce a uniform thick film with a very 
smooth and dense surface, free of pinholes and screen mesh mar ks after printing.
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When a photosensitive paste is exposed to UV light, the photosensitive vehicle polymerises and hardens. By 
proper use of a UV opaque photomask, it is possible to selectively expose areas of paste printed on a substrate. 
Unexposed paste is soluble in dilute monoethanol amine solution, whereas polymerised paste is insoluble and re­
mains on the substrate. The handling of unexposed pastes can be performed under normal lighting and atmospheric 
conditions although care should be taken to avoid exposing the pastes to direct sunlight.
Only the HD 1000 dielectric paste and the HC4700 silver paste with properties listed in Tables 2.1 and 2.1 are 
used in the microwave circuits developed during the course of the PhD. Further information about the photoimage­
able pastes are found in the data sheets published by Hibridas [77, 78] which can be downloaded from the Hibridas 
website [79].
Table 2.1: Typical fired properties of the HC4700 silver paste.
Approximate fired thickness 7-9 pm
Resistivity 3-4 m a /D
Minimum trace/gap resolution 15 pm/20 pm
Solderability Yes
Optimum printing temperature 20°C-23°C
Table 2.2: Typical fired properties of the HDIOOO dielectric paste.
Approximate fired thickness 12-13 pm
Dielectiic constant 8.0
Loss tangent 0.002
Breakdown voltage 15V/pm
Minimum via hole size 70 pm xlO  pm
Fired colour Pale blue
Optimum printing temperature 20°C-23°C
Thick-film pastes have a tendency to settle during storage, so prior to printing, the paste should be throughly 
mixed by slow and gentle hand stining for two minutes with a plastic or stainless steel spatula. An automatic stirrer 
can also be used, but stirring speeds must be slow as high speeds will beat air into paste which results in voids in 
the print. Stirring reduces the viscosity of a thick-film paste, but if the viscosity of a well stirred paste is too high 
to achieve a sufficiently smooth wet print, then a further reduction in viscosity can be achieved by adding a small 
amount of benzyl alcohol to a jar of paste and mixing it in. The amount of benzyl alcohol added should be as small 
as possible as it reduces the percentage mass of solids in the paste which results in an increase in the porosity of 
fired structures. Brookfield viscometers are the most commonly used equipment for measuring the viscosity of 
tliick-film pastes.
CoorsTek ADS-96R alumina substrates with properties listed in Table 2.3 are approved by Hibridas for use 
with then" pastes. Alumina is an ideal subshate material for MICs as it offers the following cliaracteristics:-
•  High dielectiic constant.
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• Low loss tangent.
• Fine surface finish
• Low toxicity.
•  High inertness.
• Low temperature expansion coefficient.
• High resistance to warping.
•  High stiffness.
Before printing, a substrate should be degreased using acetone and spray rinsed with deionised water using the 
Hibridas developing unit.
Table 2.3: Properties of the CoorsTek ADS-96R alumina substrates.
Composition 96% Alumina
Dimensions 2 in X 2 in
Thickness 635 pm
Dielectric constant 9.8
Loss tangent «0.001
Surface roughness 0.89 pm
Grain size 3-7 pm
Hardness (ASTM-E18, R45N) 82
Figure 2.1 shows a photograph using a microscope of 20 pm  wide conductor tracks formed using the HC4700 
silver paste on a CoorsTek ADS-96R alumina substrate. It is noticeable that the conductors have near vertical 
edges and flat tops.
Figure 2.1: Photographs of 20 pm  wide conductor tracks formed using the HC4700 silver paste.
2.1.2 Equipment used in the Hibridas process
A photoimageable thick-film circuit manufacturing facility requires specialist equipment. A brief summary is 
provided of the equipment available at the University of Surrey.
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Printing of photoimageable thick-film pastes is carried out using a DEK 1202 screen printing machine which 
prints pastes using the off-contact process where only the section of the screen that is directly under the squeegee is 
in contact with the substrate. Screen printing by hand is acceptable for decorative purposes but totally unacceptable 
for producing thick-film circuits as it is impossible to ensure uniform printing. In fact, the primary purpose of a 
printing machine is to produce uniform prints. Thick-film pastes are most commonly printed using a squeegee 
with a minimum hardness of 65 Shore to ensure well defined edges when a patterned screen is used, but this is 
not a requirement when blank printing pastes, so a softer squeegee is recommended in order to reduce pinholes 
in the print. The operation and setting up of screen printing machines is outside the scope of the PhD so will 
not be elaborated on in this thesis. A useful article [80, 81] written by the staff of DEK Printing Machines about 
screen printing for manufacturing thick-film circuits serves as an excellent introduction for those unfamiliar with 
the screen printing process.
Exposure of dried photoimageable pastes to UV light is performed using a UV light exposure unit in conjunc­
tion with a negative photomask of the circuit pattern. Several companies manufacture UV light exposure units, but 
units manufactured by Hibridas such as the MA3 shown in Figure 2.2 are recommended as they offer the facilities 
to vary the exposure time electronically and accurately align the photomask with the substrate. Exposure units 
manufactured by Hibridas employ a near contact technique where the photomask is aligned with the alignment 
marks on the substrate and brought into near contact by a vacuum. A near contact technique is required to produce 
structures with well defined edges as fringing of the UV light is minimised at the interface between the UV trans­
parent and opaque regions of the photomask. UV light fringing is not completely eliminated and the minimum 
required exposure time should be used.
Figure 2.2: Hibridas UV light exposure unit MA3
A spin developer with the facility to spray rinse and spin dry a substrate after developing is required for 
processing exposed metal and dielectric pastes. Hibridas developing units such as the SC4 shown in Figure 2.3 are
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recommended as they offer the facility to electronically control the speed of rotation, and the duration and pressure 
of the atomised spray.
Substrates are fired in a Lenton cabinet furnace which is capable of providing a controlled temperature pro­
file. This type of furnace is not ideal for firing thick-film circuits as the refractory lining produces dust which 
contaminates items being fired.
Figure 2.3: Hibridas developing unit SC4.
A thick-film circuit manufacturing facility requires a very clean and dust free environment to prevent dust and 
airborne particles from contaminating the pastes whilst they are wet. Airborne particles contaminating dielectric 
layers burn off during firing, leaving voids which are easily filled with metal pastes from structures above the void 
and result in short circuits. Clean room conditions are strongly recommended although not essential. Special lint 
free wipers must be used for cleaning equipment with as tissue paper releases paper dust. Personnel working in a 
thick-film manufacturing facility should wear suitable overalls and headwear to prevent dust and fibres from their 
clothing from being released into the air.
2.1.3 Photomasks
High quality photomasks for use in UV light exposure systems are manufactured by coating one side of glass panel 
with a thin layer of UV opaque material, followed by patterning the UV opaque material by chemical etching or 
laser engraving. Chromium is the traditional UV opaque material but has the disadvantage of being opaque in the 
visible bands which makes the alignment of the photomask with already laid down structures difficult. Iron oxide 
is opaque to UV light but transparent in the visible band, so is recommended for photomasks used to fabricate
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multilayer circuits.
A critical factor when fabricating multilayer circuits is the alignment of structures on different layers. If 
structures on different layers are misaligned with respect to each other then the performance of the circuit will be 
degraded, and in many instances the circuit will be rendered inoperative. Alignment tolerances between structures 
on different layers are typically of the order of a few microns for circuits operating at microwave frequencies, so 
a system of accurately aligning a photomask with the previously laid down structures is required. The photomask 
used to create the structures on the first metal layer is designed to produce a pair of alignment marks (also known 
as fiducial marks) located on opposite comers of the substrate as shown in Figure 2.4, which are used as reference 
points when positioning the photomasks used to create structures on higher level metal and dielectric layers. It 
is essential that the alignment marks on the substrate are not overprinted with subsequent applications of metal 
and dielectric paste, otherwise they will be obscured. Photomasks used to create structures on higher level metal 
and dielectric layers include pair of alignment marks as shown in Figure 2.5 which are aligned with the alignment 
marks on the substrate by positioning the photomask in the Hibridas exposure unit using the screw adjusters.
+  Alignment mark
Alignment mark ^
Figure 2.4; The location of the alignment marks on the substrate formed as part of the first metal layer.
Alignment mark on substrate
JLnr Alignment mark on photomask JLnr
Photomask incorrectly aligned 
with substrate
Photomask correctly aligned 
with substrate
Figure 2.5: Alignment marks on the substrate and on the photomasks used to create structures on higher 
level metal and dielectric layers.
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2.1.4 Fabrication of circuits using the Hibridas photosensitive pastes
The process steps required to fabricate circuits with a single layer of metallisation using the Hibridas photosensitive 
pastes are illustrated in Figure 2.6 and explained as follows
• A screen printing machine fitted with a blank (unpatterned) mesh is used to print the photoimageable pastes 
to a constant thickness. Hibridas recommends the use of screens fitted with a stainless steel mesh, although 
a nylon or polyester mesh may be preferable as metal meshes have a tendency to contaminate substrates 
and dielectric layers with metal particles. Optimum printing characteristics are achieved in the temperature 
range 20°C-23°C. The HDIOOO dielectric paste is printed with a 200 mesh screen using a double wet pass, 
and the metal pastes are printed with a 325 or 250 mesh screen using a double wet pass. A double wet pass 
is required to ensure a uniform coating of the substrate. The thickness of wet prints using the metal pastes is 
typically in the region of 15-20 pm  depending on the settings of the screen printing machine and the mesh 
used.
• After printing, the substrate is placed in a drying oven with a temperature of 80°C for about 10-15 minutes 
to dry the paste by evaporating the solvents. Optimal drying conditions are critical as insufficient drying 
time results in tacky pastes that stick to the photomask during exposure as the photomask is tightly held 
against the substrate using a vacuum, and excessive drying times or too high a temperature deactivates the 
photosensitive vehicle. The time between drying and exposure should not exceed 24 hours in normal lighting 
conditions.
•  Pattern generation is performed by exposing the dried paste to high intensity UV light through a negative 
photomask of the circuit pattern. Areas of paste exposed to UV light harden as the photosensitive vehicle 
polymerises and become insoluble in dilute monoethanol amine solution. The optimum wavelength for 
polymerisation of the photosensitive vehicle is in the region of 320-400 nm produced by a 1-1.2 kW metal 
halide UV light source. Exposure times of 1-2 seconds are typical for the HDIOOO dielectric paste, and 2-5 
seconds for the HC4700 silver paste. The operating procedure of the MA3 exposure unit is:-
1. Cool the platform using chilled water.
2. Set the current to 12 A.
3. Switch on the UV lamp and leave for 4 minutes before using the exposure unit for the first time.
4. Insert substiate and hold in place using the vacuum hold.
5. Place photomask on top of the substrate.
6. Align photomask with the alignment marks on the substrate using the screw adjusters.
7. Close drawer and expose the substrate to UV light.
24
Chapter 2 Production processes for multilayer circuits
8. After exposure, open drawer and remove the photomask.
9. Remove the substiate.
• A spin developer is required for processing exposed metal and dielectric pastes and one of the Hibridas 
developing units is recommended. Developing the exposed metal or dielectric paste layer is performed 
by spraying it with a high pressure atomised mist of aqueous 0.5 wt.% monoethanol amine solution at a 
temperature between 15°C and 25°C, which dissolves the unexposed paste whilst leaving the exposed paste 
stiuctures intact. Developing times are typically in the range of 4-7 seconds for the HDIOOO dielectiic 
paste and 2-4 second for the HC4700 silver paste. Excessive etching will result in the metal and dielectric 
structures having course edges, and broken fine metal traces. The spray geometry is critical to ensure a 
regular and evenly spread film of developer solution over the spinning substrate. Other important variables 
are the speed of rotation and the spray pressure. Experimental work at the University of Surrey using a 
Hibridas SC3 developing unit have determined that good results are achieved with a rotation speed of 2000- 
3500 rpm, a spray air pressure of 3.5 bar, a developing solution spray pressure of 1 bar, and a rinsing water 
spray pressure of 0.2-0.4 bar. Developing is followed by rising the substi'ate with deionised water for 1-2 
seconds and spin drying for approximately 15 seconds. The Hibridas developing units include the facility to 
spray rinse and spin dry a substrate after developing.
•  Firing should be performed in a well ventilated furnace capable of providing a controlled temperature profile. 
The flow of air should be of a magnitude and direction such that clean fresh air is drawn through the main 
firing sections to flush the heating zones of evaporated solvents and combustion products. Ideally a belt 
furnace is used although a cabinet furnace is acceptable for small scale production. Hibridas recommends a 
60 minute firing cycle starting with a preheat to 300°C, followed by a temperature rise rate of IO°C/minute 
in the burn-out zone from 300°C to 500°C, and a peak firing temperature of 850°C for 10 minutes. The 
remaining time is occupied by a slow cooling off period. During firing, the photosensitive vehicle is volatised 
and burned off; the organic binders are removed by oxidisation; and the glass frit softens to wet the substrate, 
and bond the metal or ceramic pai ticles to the substi ate in a glass matiix. It is important to remember that the 
drying stage fails to remove all of the solvents from the photoimageable pastes and any remaining solvent 
residue is evaporated during firing. If the substrate is heated excessively early on in the firing stage, then rapid 
evaporation of remaining solvents can cause laid down structure to crack or peel away from the substrate.
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AI2 O3  Substrate
Degrease Acetone
Dry paste in oven
>/
B B
Expose paste to UV light 
through a photomask
i
.u
Rinse in deionised water Develop with solvent
Dry substrate in hot air
1
Rinse in deionised water 
and spin dry
Blank print metal paste
10
Fire substrate in furnace
1
Figure 2.6: Process sequence for fabricating circuits using the Hihridas photosensitive pastes.
2.1.5 Fired thicknesses of metal and dielectric layers
Approximate fired thicknesses of metal and dielectric layers are provided in the Hihridas technical data sheets 
[77, 78]. In practice, the exact fired thicknesses of metal and dielectric layers is dependent upon the settings of the 
screen printing machine, the mesh, and the firing profile. Microwave circuits are highly sensitive to the thickness of 
dielectric, and to a lesser extent metal layers, so it is important that accurate figures are obtained of the thicknesses 
of metal and dielectric layers produced using the equipment which will be used to fabricate the MICs themselves. 
The fired thicknesses of metal and dielectric structures printed using two wet passes with a DEK 1202 screen
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printing machine, directly onto CoorsTek ADS-96R alumina substrates, were measured using a Talystep profilome- 
ter. The thickness of the metal structures ranged from 6.0-6.1 pm, and the thickness of the dielectric structures 
ranged from 9.8-10.0 pm. Nominal thicknesses of 6.0 pm  for metal structures, and 10.0 pm  for dielectric struc­
tures are used in the design and EM simulation of microwave circuits developed using the Hihridas process during 
the course of the PhD.
2.1.6 Multilayer circuits
The formulation of the photoimageable metal and dielectric pastes is ideal for fabricating multilayer circuits, and 
excellent results have been achieved with circuits employing two metal layers separated by dielectric layer [76].
A multilayer circuit is fabricated by first creating the lowest level metal structures using the procedure detailed 
in Chapter 2.1.4, followed by repeating stages 5-10 using the dielectric paste to form a dielectric layer complete 
with via holes above the metal structures. The second layer of metallisation is added by repeating stages 5-10 
using a metal paste. This alternating cycle of forming structures using the metal and dielectric pastes is continued 
until the required numbers of layers are added to complete the circuit. If the fired thickness of the dielectric layer is 
greater than the fired thickness of a metal layer, then the upper surface of a dielectric layer covering metal structures 
as shown in Figure 2.7 will usually be very flat. Therefore, complementary printing is unnecessary to achieve a 
flat upper surface of the dielectric layer.
Metal-----------
Substrate —  
Figure 2.7; The upper surface of a dielectric layer is flat even above metal structures.
If the width of a 50 12 transmission line is to be greater than 20 pm, then the thickness of the dielectric layer 
separating the signal conductor from the ground conductor has to be at least 34 pm. A 34 pm  thick dielectric layer 
is formed by printing four layers (assuming each layer is 10 pm  thick) of dielectric paste as shown in Figure 2.8, 
where the previous layer is dried in an oven before the subsequent layer is printed. All four dielectric layers are 
UV exposed, processed, and fired simultaneously.
Metal structures on different layers are interconnected using vias which are created using the process shown in 
Figure 2.9. Via holes are formed by exposing the dried dielectric paste to UV light through a photomask with UV 
opaque regions located where the via posts are to be formed, followed by processing to dissolve the unexposed 
dielectric paste leaving a via hole. The width of the via holes should be at least 20 pm  less than the width of the 
via pads above and below the via post. The substrate is then fired before the via posts are added. Infilling the via 
holes to form via posts is accomplished by overprinting the fired dielectric with metal paste, either with the same 
print used for the upper layer of metallisation, or as a separate via hole filling process. If the depth of the via holes 
is large in relation to the thickness of a printed layer of wet metal paste then it is recommended that the via posts
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Dielectric layer 
thickness (pm)
10
10
10
10
Figure 2.8: Printing four layers of dielectric paste to achieve a total fired thickness of 40 pm.
are formed separately. An additional photomask is required for a separate via filling process which is the inverse 
of the photomask used to form the via holes, as only the metal paste filling the via holes needs to be exposed to 
UV light. The firing of via posts is performed when the upper layer of metallisation is fired as there is no need to 
fire via posts separately.
Overprint lower layer of metallisation 
with a layer of dielectric paste
Form via holes in the dried 
dielectric paste
Fill in via holes in the fired dielectric 
layer with metal paste to create via posts
Print metal paste used to form the upper 
layer of metallisation
Figure 2.9: Process sequence for forming via posts.
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2.1.7 Fabrication problems
The most common fabrication problems are:-
1. Uneven thickness of print
2. Rough or uneven edges of fired metal and dielectric structures.
3. Voids in metal and dielectric structures.
4. Poor alignment of structures on different layers of a multilayer circuit.
5. High spots in metal structures which protrude through the upper dielectric layer.
6. Dust and other contaminants embedded in metal and dielectric structures.
7. Smearing of prints.
All of which can be minimised with a suitable production environment and the coiTect processing of materials. At 
the time of writing, the Hihridas process is not fully mature and experimentation with the settings of the machines 
is required to ensure a repeatable and consistent production of high quality circuits with the minimum of defects. 
The settings of the machines in Chapter 2.1.4 should only be taken as a guideline and experimentation may be 
required to achieve the best results.
2.1.8 A ttachm ent of wires and packaged components to metal structures
Components packaged with leads or pad terminations can be attached to metal structures by soldering or welding. 
Wire leads can be attached to metal structures either by soldering, thermocompression bonding, or ultrasonic 
bonding. If soldering is used then ideally the solder pads should be fabricated in silver. Gold dissolves in ordinary 
tin-lead solders so special indium alloy solders have to be used when soldering to gold solder pads.
2.1.9 Structure of m ultilayer circuits
The three-dimensional components developed using the Hihridas process during the course of the PhD employ four 
layers of metallisation, and four dielectric layers. A cross sectional view of a complete multilayer circuit is shown 
in Figure 2.10, where the four metal layers are designated C l through to C4 and colour coded. Metal structures in 
diagrams of circuit layouts are colour coded accordingly to identify which layer they are located on. Via posts in 
diagrams of circuit layouts are denoted as striped regions where the pattern shown in Figure 2.11 identifies which 
two layers of metallisation the via post connects together. If two or more via posts are stacked on top of each other 
then the corresponding striped patterns are overlaid as shown in Figure 2.12.
The dielectric layer covering layer C4 is used as a protective encapsulant and a means of improving the per­
formance of transmission lines fabricated on layer C4 by surrounding them with a homogeneous dielectric. Probe 
pads are located on layer C4 and are made accessible by creating windows in the dielectric layer covering layer C4
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directly above them. A backside ground plane can be formed by uniformly coating the underside of the substrate 
with a layer of metal. Ideally this metal layer should be printed and fired at the outset of producing a MIC before 
any of the metal and dielectric structures used to form circuits are added.
Substrate layer 
thickness (pm)
40
40
40
40
635
V . . .
HD1000 dielectric
HDIOOO dielectric
HD1000 dielectric
C2
HDIOOO dielectric
Alumina substrate
Optional underside groundplane
Figure 2.10: Cross sectional view of a multilayer circuit with four layers of metallisation fabricated using 
the Hihridas process.
H
Via connecting C4 to C4
Via connecting C3 to C2
Via connecting C2 to Cl
Figure 2.11: Striped patterns are used to identify which two layers of metallisation the via post connects 
together.
Figure 2.12: This crosshatched pattern represents two stacked via posts connecting layer C4 to layer C2.
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2.2 The Caswell H40 multilayer MMIC process
The Caswell H40 multilayer MMIC process is an extended version of the renowned Caswell H40 process used 
to produce conventional MMICs with a single layer of metallisation. A MMIC produced using this process is 
formed on a 100 pm  thick GaAs base substrate with the upper surface used to implant a range of passive and active 
components which are interconnected with gold transmission lines on layer M2. The MMIC is then passivated 
with a 130 nm thick coating of silicon nitride which is plasma etched where vias are needed to connect to higher 
level structures. Formed above the base MMIC are a number of alternating metal and thin dielectric layers used to 
form three-dimensional passive components. A cross sectional view of the complete multilayer structure is shown 
in Figure 2.13 except that the layers used for fabricating resistors and active components have been omitted for 
clarity.
Substrate layer 
thickness (pm)
/ \
3.7
3.5
3.4
2.0
100
V .
A"
V . .
MS BCB4 MS
M4
BCB3
BCB2
M3
BCBl
M2
GaAs
Backside ground plane
Figure 2.13: Cross sectional view of a Caswell H40 multilayer MMIC. The gold areas are the metal tracks. 
Note the thin silicon nitride layer above the GaAs substrate.
Layer M3 can be used as an upper ground plane and connected to a ground terminal on a probe pad on the upper 
surface of the MMIC by using a stack of vias upwards of M3 as illustrated in Figure 2.14. This is an alternative 
solution to a large via through the GaAs substrate connecting M3 to the lower ground plane on the underside of the 
GaAs substrate which will have a far higher inductance than a ground connection to a probe pad. From Figure 2.13, 
the height of M5 relative to the upper surface of the GaAs substrate varies slightly depending on whether it is above 
a metal structure on the M4 layer or not. This is because the BCB3 dielectric assumes a constant thickness over 
the entire MMIC and is not completely planarised before the M5 metal structures are fabricated. The upper surface 
of BCB2 (and anything above it!) also undulates depending on the presence or absence of metal structures on the
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M3 layer. This undulation is more significant than that resulting from M4 and largely due to the thickness of M3 
being similar to that of the BCB2 dielectric above it. Officially M3 is 3 pm  thick to ensure a high current carrying 
capability but a modification of the H40 process was proposed to reduce M3 to 1 /xm to reduce undulation of the 
upper surface of BCB2 thus making the design of passive components on the M4 and M5 layers simpler.
Probe pad
Via BCB4M5
Via BCB3
M4
Via BCB2
M3
BCBl
Figure 2.14: A stack of vias used to ground M3 from a probe pad.
MMIC layouts submitted to Caswell for fabrication have to be in the GDSII file format. A CAD package 
suitable for designing MMIC layouts that produces GDSII files is WaveMaker by Barnard Microsystems. Table 2.4 
lists the correct GDSII layer number for each of the metal layers used in the Caswell H40 process and a brief 
description of the physical implementation and uses of each metal layer. Material parameters for both the metal 
and dielectric layers are listed in Tables 2.5 and 2.6.
Table 2.4: Metal layer numbers and uses for the Caswell H40 Process.
Layer name Layer number Type Uses
BCB4 35 Via Vias through BCB4 dielectric used for probe pads
M5 34 Track Fabricating passive components and transmission 
lines
BCB3 33 Via Vias through BCB3 dielectric
M4 32 Track Fabricating passive components and transmission 
lines
BCB2 31 Via Vias through BCB2 dielectric
M3 7 Track Upper ground plane, terminals for resistors and 
capacitors, fabricating spiral inductors
BCBl 6 Via Vias through BCB1 dielectric
Nitl 5 Via Vias through silicon nitride encapsulation layer
M2 4 Track Interconnections, lower terminals on capacitors 
and spiral inductor bridges.
Mesa 1 Via Vias through GaAs substrate
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Table 2.5: Caswell H40 process metal parameters
Layer name Material Nominal thickness (pm) Conductivity (S/m)
M5 Gold 1 .1 4.098x10^
M4 Gold 0.9 4.098 X10 /
M3 Gold 3 o r l 4.098x10^
M2 Gold 0.5 4.098x10^
Table 2.6: Caswell H40 process substrate parameters
Material Dielectric constant Loss tangent
BCB 2.65 0 . 0 0 2
Polyimide 3.4 0 . 0 0 2
Silicon nitride 7.2 0.015
GaAs 12.9 0.0003
More information about the Caswell H40 process including specifications of available passive and active com­
ponents and design criteria can be found in the following three manuals [82, 83, 84] published by the Caswell 
GaAs wafer foundry.
Marconi Caswell suspended production of GaAs MMICs in June 2001 due to a number of technical reasons. 
In February 2002 the Caswell factory was acquired by Bookham Technology pic. and production of GaAs MMICs 
may resume in the near* future.
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3 Transmission line transformers
Transmission line transformers used for impedance matching over a very wide bandwidth were independently 
developed by Ruthroff and Guanella during the mid 20th century and their work is described in the two classic 
papers on the subject [85, 8 6 ]. A transmission line transformer (TLT) operates by transmitting energy via the 
transverse transmission line mode as opposed to coupling magnetic flux between two windings as in the case of 
conventional magnetically coupled transformers. A highly desirable feature of TLTs is that they exhibit very low 
losses of only a fraction of a decibel over a bandwidth of more than two decades. Other transformer types will 
match impedances over narrow bandwidth with a low insertion loss, or match impedances over a wide bandwidth 
with insertion losses in excess of 3 dB. Low insertion losses make TLTs useful in high power circuits such as 
the output matching stage in power amplifiers. With the increase in the amount of battery powered portable radio 
transmitting equipment using MICs and MMICs, TLTs in high power output stages can be used to conserve battery 
life or reduce the physical battery size which is advantageous as far as the user of the radio transmitting equipment 
is concerned.
The type of transmission line medium used to fabricate a TLT with is determined by the frequency of the 
signals that the TLT is to convey: Pairs of wires (bifilar) wound around a ferrite core are used at frequencies up to 
about 100 MHz; lengths of co-axial cable are used in the VHP and UHF bands; at microwave frequencies, the only 
possible medium is multilayer MIC or MMIC technology.
Transmission line transformers are generally classified either as Ruthroff or Guanella types depending on 
how they operate. Ruthroff transformers described in Chapter 3.1 operate by summing a direct voltage with a 
delayed voltage forming a transformer with single-ended (unbalanced) input and output ports known as a unun,^ 
whereas Guanella transformers described in Chapter 4 operate by summing two or more in-phase voltages forming 
a transformer with one balanced port and one single-ended port known as a balun.
Ruthroff ununs and Guanella baluns are quite popular components with the amateur radio community and are 
mainly used to match antennas to transceivers. A variety of ready built TLTs are available from amateur radio 
equipment manufacturers, most of which are of the bifilai* wires wound around a ferrite core variety intended for 
use in the HF and short wave bands. Articles featuring TLTs frequently appear in amateur radio publications 
but are quite scarce in professional electronics journals, so a possibility exists that TLTs are either overlooked 
or underrated components by the professional electronics community. Technical information about TLTs can be 
found in [87, 8 8 ] or the excellent book on the subject by Jerry Sevick [89, 90] which at the time of writing is 
unrivalled as a source of information on both the theoretical and constiuctional aspects of TLTs, although it mainly 
deals with TLTs constructed with wires or co-axial cables wound around ferrite cores rather than planar designs 
suitable for incorporation into solid state circuits.
term invented by Jerry Sevick as a contraction o f  unbalanced to unbalanced in the same way that balun is a contraction o f  balanced to 
unbalanced.
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3.1 Ruthroff transformers
Ruthroff transformers formed by winding bifilar- wires around toroidal manganese-zinc cores were developed in 
1959 to match transistors with low terminal impedances to 50 H co-axial cables over a wide bandwidth [85]. The 
first documented attempt at producing a planar version of a Ruthroff tr ansformer is a patent dating from 1973 [91] 
which describes a transformer with a 1:4 impedance transforming ratio formed from metal traces on the upper and 
lower surfaces of a sheet of dielectric material. More recent examples of planar Ruthroff tr ansformers include
1. In 1995 a Ruthroff transformer with a 1:4 impedance transforming ratio was fabricated using a multilayer 
MMIC process with a GaAs substrate and polyimide upper dielectrics [92].
2. In 1998 a Ruthroff transformer with a 1:4 impedance transforming ratio was fabricated using a conventional 
single layer microstiip technique [93].
3. In 2003 two papers about Ruthroff transformers were published at the European Microwave conference. The 
first paper [94] described a transformer with a 1:4 impedance transforming ratio fabricated using a multilayer 
PCB technique that operates over a frequency range of 2 MHz to 5.5 GHz, while the second paper [95] 
described two transformers with 1:4 and 4:9 impedance matching ratios fabricated using the Caswell H40 
multilayer MMIC process with a maximum frequency of operation in excess of 55 GHz.
3.2 A simplified theory of operation of Ruthroff transformers
This simplified theory is intended to describe the basic operation of ideal Ruthroff ti ansformers and is not a com­
prehensive analysis. It assumes that the tr ansmission lines are lossless, support a TBM mode of propagation, and 
are located at an infinite distance from a ground plane. Transmission line transformers are officially RF com­
ponents and do not function down to DC. At very low frequencies a TLT appears as a short circuit to ground. 
Therefore, the simplified theory assumes that the transmission lines are of a significant electrical length resulting 
in the signal experiencing a phase shift.
A Ruthroff ti-ansformer operates by summing a direct voltage with a delayed voltage forming a tiansformer 
with unbalanced inputs and outputs known as a unun. Figure 3.1 shows the schematic diagram of a Ruthroff 
transformer along with its voltages and currents expressed using standard transmission line notation.
“"■■A
" X V+VelQ
Figure 3.1: Tf’ansmission line voltages and currents for a Ruthroff transformer.
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For a lossless transmission line
= V c o s 9 +  j l Z o  sin 9 (3.1)
= I c o s 9  + sin9 (3.2)Z q
for the tr ansmission line section, and
y  +  (3.3)
at the load end.
Substituting Equation 3.1 into Equation 3.3 and re-arranging for I  results in
From Figure 3.1 it can be seen that the input impedance of the TLT is
^  V  cos9 + j I Z o s i n 9
Substituting Equation 3.4 for I  into Equation 3.5 results in Equation 3.6 for calculating the input impedance with 
the only variables being the source and load impedances, and the characteristic impedance of the transmission line 
rather than the terminal voltages and currents.
^  rr f  Z L C O s 9  +  j Z o s h i 9  \
*" “  ° \ 2Z o{ l  +  c o s 0 ) + j Z ^ s m e )
Maximum power transfer between the source and load occurs when Zin =  Zg which is only possible in Equa­
tion 3.6 when # == 0° and Z ^  =  4Zg. Therefore, the transformer has a 1:4 impedance transforming ratio. A
transmission line with an electrical length of zero degrees implies a zero physical length, so in reality a TLT with 
a perfect 1:4 impedance transforming ratio is unrealisable in practice. A division by zero occurs in Equation 3.6 
at frequencies when 9 is an odd multiple of 180° because the equation assumes that a finite current flows through 
the load, and that the output terminal of the ti ansformer is not short circuited to ground. At frequencies when 6 is 
an odd multiple of 180°, then =  —V,  which causes the direct and delayed voltages to cancel each other out 
creating a virtual short circuit to ground at the load end. If the output terminal of the transformer is short circuited 
to ground then Z l  =  0, which results in the input impedance given in Equation 3.6 being zero.
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Increasing the electiical length of a Ruthroff transformer results in the input impedance diverging from the 
source impedance as shown in Figures 3.2 and 3.3. At the same time the input reflection coefficient also increases 
as shown in Figure 3.4 along with a corresponding decrease in the transmission coefficient shown in Figure 3.5.
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Figure 3.2: Simulated input resistance versus electrical length for a Ruthroff transformer with a 1:4
impedance transforming ratio matching a 12.5 Ü source to 50 load.
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Figure 3.3: Simulated input reactance versus electrical length for a Ruthroff transformer with a 1:4
impedance transforming ratio matching a 12.5 Ü source to 50 O load.
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Figure 3.4: Simulated reflection coefficient versus electrical length for a Ruthroff transformer with a 1:4 
impedance transforming ratio.
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Figure 3.5: Simulated transmission coefficient versus electrical length for a Ruthroff transformer with a 
1:4 impedance transforming ratio.
Calculations and simulations have determined that excellent bandwidth performance results if the transmis­
sion line presents an electrical length less than 30® to the highest frequency signal. Increasing the electrical length 
reduces the performance of the transformer, but at lengths longer than 60° the performance worsens rapidly. There­
fore, as a rule of thumb, the electrical length should ideally be less than 60° and as short as what is possible to 
fabricate in practice. Input impedance is periodic with frequency and perfect impedance matches also occur when 
the electrical length is a multiple of 360° as well as zero as shown in Figures 3.6 to 3.8,
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Figure 3.6: Simulated input resistance versus electrical length for a Ruthroff transformer with a 1:4
impedance transforming ratio matching a 12.5 ft source to 50 D. load.
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Figure 3.7: Simulated input reactance versus electrical length for a Ruthroff transformer with a 1:4
impedance transforming ratio matching a 12.5 O source to 50 Q, load.
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Figure 3.8; Simulated transmission coefficient versus electrical length for a Ruthroff transformer with a 
1:4 impedance transforming ratio. Instances of 0 dB transmission coefficients are periodic and occur when 
the electrical length is a multiple of 360°.
Figure 3.9 shows the values of the normalised voltages and currents in an ideal and properly matched Ruthroff 
transformer with a 1:4 impedance transforming ratio. The transmission line section has a potential gradient of 2 V.
Figure 3.9: Normalised voltages and currents for a Ruthroff transformer with a 1:4 impedance transform­
ing ratio.
Ruthroff transformers are reversible - that is the same transformer can be used for both matching a source 
to either a higher or lower impedance depending on which terminal is used as the input. Figure 3.10 shows the 
schematic diagram of the Ruthroff transformer from Figure 3.1 connected in reverse between the source and the 
load and its voltages and currents expressed using standard transmission line notation. It might seem surprising 
that a cuixent emerges from the lower signal conductor with a grounded terminal, but it must be remembered that 
a thin dielectric separ ates the two conductors of the transmission line. In the absence of a ground plane, the lower 
signal conductor becomes the return conductor of the transmission line, which implies that whenever a current 
enters the left hand terminal of the upper signal conductor, an identical current must then emerge from the left 
hand terminal of the lower signal conductor. This is explained by the fact that the dielectric acts as a capacitor 
which stores a charge for a given voltage difference in accordance with G = Q f V .  If the voltage between the two 
signal conductors changes, then the charge on each signal conductor must also change if the capacitance remains 
constant. Therefore, when the voltage of the upper signal conductor increases, more positive charge is added to the
40
Chapter 3 Transmission line transformers
upper signal conductor and an equal amount of negative charge is added to the lower signal conductor. A negative 
charge cannot be added directly to the lower signal conductor, so positive charge is removed instead. This causes 
a current to emerge from the left hand terminal of the lower signal conductor equal in magnitude to the current 
entering the left hand terminal of the upper signal conductor.
V„
 _v
Figure 3.10: Transmission line voltages and currents for a Ruthroff transformer connected in reverse.
For a lossless transmission line
Ve '^  ^ =  V c o s Û + jlZ o s in û (3.7)
for the transmission line section, and
(3.8)
V  = {I + Ie^^)ZL
at the load end.
Substituting Equation 3.8 into Equation 3.9 and re-arranging for I  results in
1 = V Ç L - j ^  sin 9)Z l {1 + cos 9)
From Figure 3.10 it can be seen that the input impedance of the TLT is
(3.9)
(3.10)
Zin = V  + Ve^^ V  + V  cos 9 + j l Z o  sin 9 (3.11)I  cos 9 + j ^  sin 9
Substituting Equation 3.10 for /  into Equation 3.11 results in Equation 3.12 for calculating the input impedance 
with the only variables being the source and load impedances, and the characteristic impedance of the transmission 
line rather than the terminal voltages and currents.
f  +  cos^) + jZ p  sill 9 
\  Z qcos9 + j Z L s m 9 (3.12)
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Maximum power transfer between the source and load occurs when Zin — Zg which is only possible in Equa- 
tion 3.12 when (9 =  0° and Z l  — Therefore, the transformer has a 4:1 impedance transforming ratio.
Figure 3.11 shows the values of the normalised voltages and currents in an ideal and properly matched Ruthroff 
transformer with a 4:1 impedance transforming ratio where Zg =  4Zf,. The transmission line section has a 
potential gradient of -2 V. Compare Figure 3,11 to its step up counterpart in Figure 3.9.
lA lA 2A
‘ • ‘A
2V
2V
2V lA
Figure 3.11; Normalised voltages and currents for a Ruthroff transformer with a 4:1 impedance transform­
ing ratio.
Transmission line transformers exhibit a highly linear phase shift versus frequency as shown in Figure 3.12 
which makes them highly suitable for applications where phase linearity is critical such as phase modulated signals 
or phased array antennas.
^  -20 Ir
-60
-80 100
Frequency (GHz)
Figure 3.12: Simulated phase response for a Ruthroff transformer with a 1:4 impedance transforming
ratio.
3.3 Determining of the optimum characteristic impedance of the transmission line sec­
tions
The two terminal impedances of a TLT are a function of the transmission line characteristic impedance Zq, and the 
voltage transforming ratio K ,  which is the square root of the impedance transforming ratio.
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Zi  =  K Z q (3.13)
(3.14)
Multiplying Equation 3.13 by 3.14 results in
Zi Z2 — K Z qZ q _  ^ 2i f (3.15)
Therefore, the required chai acteristic impedance of the ti ansmission line is the geometric mean of the two terminal 
impedances
Zq =  y /  Z 1 Z 2 (3.16)
3.4 Compound transmission line transformers
Ruthroff transformers with impedance tiansforming ratios other than 1:4 are accomplished by connecting two 
or more transformers in series or in parallel. Series connected transformers always produce higher impedance 
transforming ratios than 1:4. For example, two transformers with a 1:4 impedance transforming ratio connected in 
series results in a transformer with a 1:16 impedance transforming ratio as shown in Figure 3.13. When connecting 
transformers in series, the output impedance of the first transformer must be equal to the input impedance of the 
second transformer or else mismatches will occur at the interface between the two transformers.
1 2 .5 a3.125 a
5oa
Figure 3.13: Connecting two transformers with a 1:4 impedance transforming ratio in series results in a 
transformer with a 1:16 impedance transforming ratio.
Connecting transformers in parallel results in transformers with either higher or lower impedance transforming 
ratios than 1:4 depending on how the two transformers are connected. In Figure 3.14, both transformers operate in 
a step up mode whilst in Figure 3.16 the upper transformer operates in a step up mode and the lower transformer 
operates in a step down mode.
Figure 3.14 shows the schematic diagram of a Ruthroff transformer with a 1:9 impedance tiansforming ratio 
and its voltages and currents expressed using standard transmission line notation.
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Figure 3.14: Transmission line voltages and currents for a parallel connected Ruthroff transformer with a 
1:9 impedance transforming ratio.
For a lossless tiansmission line
=  V  cos6 + j lZ os in O (3.17)
for the transmission line section, and
I =  / c o s d  +  s i n ( Zo (3.18)
2V  +  Ve^'^ =  I Z l
at the load end.
Substituting Equation 3.17 into Equation 3.19 and re-arranging for I  results in
j. _  V{2 + cos$)
Z l  — j Z o s \ n 9
From Figure 3.14 it can be seen that the input impedance of the TLT is
(3.19)
(3.20)
Zin. = V  COS 9 + j I Z o  s i n  9 (3.21)I  + 2Ie3^ I  + 2 ( j  cos 9 +  s in 9^
Substituting Equation 3.20 for I  into Equation 3.21 results in Equation 3.22 for calculating the input impedance 
with the only vaiiables being the source and load impedances, and the characteristic impedance of the transmission 
lines rather than the terminal voltages and currents.
Zin = Z q Z l  c o s  9 +  j2Zo  s i n  9 4Z q + 5Z q c o s  9 +  j 2Zl  s i n  (
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Maximum power transfer between the source and load occurs when Zin =  which is only possible in Equa­
tion 3.22 when 9 — 0° and Z l  =  OZg. Therefore, the transformer has a 1:9 impedance transforming ratio.
Figure 3.15 shows the values of the normalised voltages and currents in an ideal and properly matched Ruthroff 
transformer with a 1 :9 impedance transforming ratio. The upper transmission line section has a potential gradient 
of 6  V and the lower transmission line section has a potential gradient of 3 V.
m  3A lA lA
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Figure 3.15: Normalised voltages and currents for a parallel connected Ruthroff transformer with a 1:9 
impedance transforming ratio.
Figure 3.16 shows the schematic diagram of a Ruthroff transformer with a 4:9 impedance transforming ratio 
and its voltages and currents expressed using standard transmission line notation.
■■■'A
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Figure 3.16: Transmission line voltages and currents for a parallel connected Ruthroff transformer with a 
4:9 impedance transforming ratio.
For a lossless transmission line
= V  cos 6 + j I Z o  sin 9 (3.23)
for the transmission line section, and
_  j  cog 0 _|_ j X  gin j
Z q (3.24)
45
Chapter 3 Transmission line transformers
2 y  +  V&>^  =  ( /  +  le^^) Z l
at the load end.
Substituting Equations 3.23 and 3.24 into Equation 3.25 and re-arranging for I  results in
j  _  V  ( j Z ^ s i n ô  — Z q{2 + cos6))
Z q {jZo sill 9 — Z]j{l cos 0))
From Figure 3.16 it can be seen that the input impedance of the TLT is
(3.25)
(3.26)
Zir y -h y + y cos ^  +  j I Z q sin 9I  -h (3.27)1 3- 2 ( j c o s 9  + s in 9^
Substituting Equation 3.26 for I  into Equation 3.27 results in Equation 3.28 for calculating the input impedance 
with the only variables being being the source and load impedances, and the characteristic impedance of the 
transmission line rather than the terminal voltages and currents.
Zir _  >7 (  +  cos^) +  jZp sin 6 ^ \4:Zq + 5Z q cos9 - i- jZi ,s in9 (3.28)
Maximum power transfer between the source and load occurs when Zin =  which is only possible in Equa-
9Ztion 3.28 when 0 =  0° and Zj, =  . Therefore, the transformer has a 4:9 impedance transforming ratio.
Figure 3.17 shows the values of the normalised voltages and currents in an ideal and properly matched Ruthroff 
transformers with a 4:9 impedance tiansforming ratio. The upper tiansmission line section has a potential gradient 
of 6  V and the lower transmission line section has a potential gradient of - 6  V.
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Figure 3.17: Normalised voltages and currents for a parallel connected Ruthroff transformer with a 4:9 or 
1:2.25 impedance transforming ratio.
A list of impedance transforming ratios available from Ruthroff transformers with 2 to 5 tiansmission line 
sections can be found in Appendix C.
46
Chapter 3 Transmission line transformers
3.5 Optimum characteristic impedance of the transmission line sections for parallel con­
nected Ruthroff transformers
It is essential that the all of the transmission line sections in a parallel connected Ruthroff transformer have identical 
characteristic impedances. The proof of this is straightforward: Starting with a TLT with only one tiansmission 
line section, where the terminal voltages and currents are Vi and / i  for terminal 1 , and V2 and I 2  for terminal 2 , 
the optimum characteristic impedance of the transmission line is
V i VoZo =  f  f  (3.29)J2 i l
Connect a second transmission line section in parallel with Vi and in series with 1%. Its characteristic impedance 
must be
= Z q (3.30)is
The required characteristic impedance of the transmission line sections is determined using the method in 
Chapter 3.3 and is the geometric mean of the two transformer terminal impedances calculated using Equation 3.16. 
All transmission line sections in a parallel connected Ruthroff transformer should have the same electrical length.
3.6 Equal delay Ruthroff transformers
Ruthroff transformers have continually been improved since their invention in 1959 with the most remarkable
innovation being the addition of a length of transmission line which has one of its conductors grounded at both
ends as shown in Figure 3.18. This extra transmission line which operates as a delay line as no potential gradient 
exists along its length, and if the electrical length of the delay line is equal to the electrical length of the transmission 
line then voltages summed at the right hand side of the tiansformer will be in phase at all frequencies. Summing 
in phase voltages at all frequencies counteracts the effect of the input impedance tending towards zero as the 
electrical length of the transformer tends towards 180° with an increase in signal frequency, therefore resulting in 
a transformer with theoretically infinite bandwidth.
Equal delay Ruthroff transformers have very obscure origins and it is unknown exactly who developed them 
and when. It could be stated that Guanella baluns which predate Ruthroff transformers by 15 years are equal delay 
transformers as they operate by summing two or more in phase voltages, although they were intended to be used 
as baluns rather than ununs. According to Sevick, the equal delay Ruthroff transformer was developed by Lewis 
at Collins Radio although nothing appears to have been published about his developments. A schematic of an 
equal delay Ruthroff transformer appeared in an article published in 1981 [96] where experimentation confirmed 
that the delay line section does not require a ferrite core for proper tiansformer operation at low frequencies, but 
no mention is made of the delay line being used to increase the transformer bandwidth. A brief mention of equal 
delay Ruthroff transformers is made in paper published in 2002 about radio systems technology [97] with the
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Transmission line
0 ^ = 0 2  at all frequencies
The transmission line and 
the delay line have equal 
characteristic impedancesDelay line
Figure 3.18: An equal delay Ruthroff transformer with a 1:4 impedance transforming ratio.
author referring to them as Guanella transformers. In 2003 a paper was published about an equal delay tiansformer 
with a 1:4 impedance transforming ratio fabricated using a multilayer PCB technique matching 12.5 Q to 50 H over 
a frequency range of 2 MHz to 5.5 GHz [94]. Perhaps the finest - and also the earliest - article about equal delay 
Ruthroff transformers that appears to be undiscovered by the TLT community is a patent from 1968 [98] which 
describes equal delay Ruthroff transformers with 4:9, 1:9, and 1:16 impedance transforming ratios formed using 
a semi planar technique. It is notable that the transmission line sections are surrounded by ferrite sleeves whereas 
no ferrite sleeve is used on the delay line section. Another patent [99] describes equal delay Ruthroff transformers 
and Guanella baluns formed by winding co-axial transmission lines around a single toroidal core. Virtually no 
information about equal delay Ruthroff ti ansformers appears in the 3rd edition of Sevick’s book [89], but an entire 
chapter is devoted to equal delay Ruthroff transformers in the 4th edition [90] which is almost certainly the most 
comprehensive single source of information available on the subject.
Analysis of an equal delay Ruthroff transformer is straightforwaid and accomplished using the same method as 
for a standard Ruthroff transformer except that all voltages and currents are summed in phase which makes calcu­
lations easier. Figure 3.19 shows a schematic diagram of an equal delay Ruthroff transformer with a 1:4 impedance 
ti ansforming ratio along with its voltages and currents expressed using standard transmission line notation.
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Figure 3.19: Transmission line voltages and currents for an equal delay Ruthroff transformer with a 1:4 
impedance transforming ratio.
For a lossless transmission line
V  =  V  COS 9 + j I Z o  s in  9 (3.31)
=  I COS 9 +  sin i Z q
for the transmission line section, and
2V  =  I Z l
at the load end.
Re-arranging Equation 3.33 for I  results in
/  =
From Figure 3.19 it can be seen that the input impedance of the TLT is
V  cos 9 + j l Z o  sin 9
Z i r ,  = 2Ie3^
(3.32)
(3.33)
(3.35)
2  ^J cos 9 + j - ^  sin 9^
Substituting Equation 3.34 for I  into Equation 3.35 results in Equation 3.6 for calculating the input impedance 
with the only var iables being the source and load impedances, and the characteristic impedance of the transmission 
line rather than the terminal voltages and currents.
Z i n  —
Zq f  -H j  Zq t a n  9
2 \ Z o + j ^  t a n 9 (3.36)
By setting Zq =  —  in Equation 3.36, it reduces to Zin =  Maximum power transfer between the source and 
load occurs when Zin — Zg which is only possible if  Z l =  4Zg. Therefore, the tiansformer has a 1:4 impedance 
ti ansforming ratio for all frequencies.
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Figure 3.20 shows a schematic diagram of an equal delay Ruthroff transformer with a 1:4 impedance trans­
forming ratio connected in reverse.
V„
leie
y .
Delay line
Figure 3.20: ï ï  ansmîssion line voltages and currents for an equal delay Ruthroff transformer connected in 
reverse.
For a lossless transmission line
=  V  cos 9 4- j I Z o  sin 9 (3.37)
for the transmission line section, and
Içj6 _  J  cog 0 ^  sin I Z q (3.38)
y  =  21 Z l (3.39)
at the load end.
Re-arranging Equation 3.39 for I  results in
y
2 Z l
From Figure 3.20 it can be seen that the input impedance of the TLT is
^  2 y ^ *  ^  2 { V c o s 9 + j I Z o s m 9 )  
I  cos 9 + j - ^ s h i 9
(3.40)
(3.41)
Substituting Equation 3.40 for I  into Equation 3.41 results in Equation 3.42 for calculating the input impedance 
with the only variables being the source and load impedances, and the characteristic impedance of the transmission 
line rather than the terminal voltages and currents.
^  f 2 Z L + j Z o t a n 9 \ (3.42)
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By setting Z q — in Equation 3.42, it reduces to = éZ^ .  Maximum power transfer between the source and
load occurs when Zin = Zg which is only possible if  Z ^  =  Therefore, the transformer has a 4:1 impedance 
transforming ratio for all frequencies.
It is possible to add a delay line to a parallel connected compound Ruthroff transformer to convert it to an 
equal delay transformer. Figure 3.21 shows the schematic diagram of an equal delay Ruthroff transformer with a 
1:9 impedance transforming ratio.
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Figure 3.21: Transmission line voltages and currents for an equal delay Ruthroff transformer with a 1:9 
impedance transforming ratio.
For a lossless transmission line
= V  cos 9 -h j l Z o  sin^ (3.43)
for the tiansmission line section, and
=  I  cos 9 + j ~  sill < Z q (3.44)
(3.45)
at the load end.
Re-arranging Equation 3.45 for I  results in
1 = WZ l (3.46)
From Figure 3.21 it can be seen that the input impedance of the TLT is
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Zin = V V  cos 9 + j l Z o  sin 6 (3.47)37eJ® 3  ( j cos9 + j ~  s in 9^
Substituting Equation 3.46 for I  in Equation 3.47 results in Equation 3.48 for calculating the input impedance with 
the only variables being being the source and load impedances, and the characteristic impedance of the transmission 
lines rather than the terminal voltages and currents.
Zin - Z q (  +  j Z q tan  93 \ Z q +  j  tan  9 (3.48)
By setting Z q = —  in Equation 3.48, it reduces to Zin — Maximum power transfer between the source and 
load occurs when Zin =  Zg which is only possible if Z l  = 9Zg. Therefore, the transformer has a 1:9 impedance 
transforming ratio for all frequencies.
Figure 3.22 shows the schematic diagram of an equal delay Ruthroff transformer with a 4:9 impedance tians- 
forniing ratio.
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Figure 3.22: Transmission line voltages and currents for an equal delay Ruthroff transformer with a 4:9 
impedance transforming ratio.
For a lossless transmission line
Ve^'^ =  y  cos 0 +  j l Z o  sin 9 (3.49)
for the transmission line section, and
=  I  cos 9 +  sin i 
Z q (3.50)
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3 7  =  2 I Z l  (3.51)
at the load end.
Re-arranging Equation 3.51 for I  results in
3 7
From Figure 3.22 it can be seen that the input impedance of the TLT is
2(Vcose  +  jIZosine) „
-  3 { l o o s e  +  i^^sine)  ^ '
Substituting Equation 3.52 for I  into Equation 3.53 results in Equation 3.6 for calculating the input impedance 
with the only variables being the source and load impedances, and the characteristic impedance of the transmission 
lines rather than the terminal voltages and currents.
By setting Z q  =  in Equation 3.54, it reduces to Zin =  Maximum power transfer between the source
QZand load occurs when Zin =  Zg which is only possible if Therefore, the transformer has a 4:9
impedance transforming ratio for all frequencies.
Equal delay Ruthroff tr ansformers offer a mechanical advantage over standard Ruthroff transformers in that the 
connection between the first conductor at one end of a transmission line, and the second conductor at the opposite 
end of the transmission line is accomplished using the delay line rather than the transmission line looping back 
on itself. This mechanical advantage may only be marginal for transformers constructed from lengths of co-axial 
cable or from bifilar wires wound around ferrite cores, but is advantageous for transformers fabricated using a 
planar process as the delay line can be run in parallel with the transmission lines which results in the layout closely 
following the schematic of the transformer with left hand side interconnection between transmission lines being 
located on the left hand side of the layout, and right hand side interconnection between transmission lines being 
located on the right hand side of the layout.
3.7 Lossy transmission lines
An assumption has been made in the analysis of Ruthroff transformers that the transmission lines employed are 
lossless although transmission lines used in practical transformers will possess a certain degree of insertion loss. If 
losses have to be taken into account in the analysis or design of a Ruthroff transformer then tlie transmission line 
voltages and currents are defined in Equations 3.55 and 3.56, where I is the physical length of the transmission line 
in metres and 7  is the complex propagation constant defined in Equation 3.57.
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Ve'^^ = V  cosh7 Z -h j l Z o  s inh 7 Z (3.55)
7l e ^  ~  I  cosh 'yl + j  —  sinh -yl (3.56)
Z q
7  =  a  +  j/3 (3.57)
The electrical length of the transmission line sections in terms of the phase constant P, is
e = pl  (3.58)
A lossy transmission line will possess a complex characteristic impedance given in Equation 3.59 where R  is 
the resistance per unit length of the transmission line, and G  is the conductance per unit length of the transmis­
sion line. For low loss lines the characteristic impedance can be assumed as purely real and approximated using
Equation 3.60.
V C  (3.60)
Equation 3.61 gives an approximation of the attenuation coefficient a , in Np/m from the resistance per unit 
length and conductance per unit length of a lossy transmission line. Multiplying the attenuation constant given in 
Np/m by 8 .6 8 6  gives the attenuation constant in dB/m.
3.8 Current modes in a transmission line transformer
It is noticeable from the inspection of the TLT schematics that tlie two conductors of a transmission line section 
convey currents that are equal in magnitude and flow in opposite directions, known as differential mode currents. 
A hansmission line with two signal conductors - as opposed to one signal conductor and one ground conductor - is 
also capable of conveying currents that are equal in magnitude and flow in the same direction, known as common 
mode currents. This is graphically illustrated in Figure 3.23. The total currents flowing in each of the two signal 
conductors of the transmission line, / i  and I 2 , are defined in terms of the differential mode and the common mode 
currents by Equations 3.62 and 3.63. If ^  then I 2 will be negative as the differential mode current in the 
lower signal conductor flows in the opposite direction to the differential mode cunent in the upper signal conductor.
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Figure 3.23: Differential mode and common mode cm'rents in a transmission line with two signal conduc­
tors.
h  = Id + (3.62)
(3.63)
The simplified theory of operation of ideal TLTs in Chapters 3.2, 3.4 and 3.6 assumes that no common mode 
currents flow in the transmission line sections, although in practical TLTs, the transmission line sections will 
convey parasitic common mode currents. Some of the common mode currents originate from EMI picked up by 
the transmission line sections, but most are generated internally from the signal supplied to the input terminal. 
In certain instance the magnitude of the common mode currents are large enough to unacceptably degrade the 
performance of the transformer.
Common mode currents can be suppressed by winding transmission line sections around ferrite cores which 
operate in exactly the same way as a common mode choke shown in Figure 3.24 used to suppress common mode 
signals on balanced transmission lines. A ferrite core used in a TLT will suppress the parasitic common mode 
current at all frequencies despite much of the existing literature stating that the ferrite core is only operational at 
lower frequencies and plays no part in the operation of the TLT at higher frequencies. Very little research into 
ferrites for use as TLTs cores has taken place apart from that conducted by Jerry Sevick [89, 90, 100], and work 
carried out in Japan during the early 1970s on co-axial transmission line phase inverters [101, 102]. Theoretically, 
the best source of information for ferrites used as TLT cores are the findings from the investigations into ferrites 
used as common mode chokes, although the connection between common mode chokes and TLT cores appears to 
have been overlooked by the TLT community judging from the literature.
The differential mode currents are equal in magnitude and flow in opposite directions which creates equal and 
opposite magnetic fields resulting in no magnetic flux being generated in the ferrite core according to Amperes law 
in Equation 3.64. Therefore, the inductance per unit length of the transmission line is unaffected by the ferrite core, 
so the differential mode characteristic impedance remains the same as for an identical transmission line without a 
feiTite core. In contrast, the common mode currents are equal in magnitude and flow in the same direction which 
creates equal and in phase magnetic fields resulting in magnetic flux being generated in the ferrite core according 
to Amperes law in Equation 3.65. Therefore, the inductance per unit length of the transmission line increases along 
with a corresponding increase in the common mode characteristic impedance. A high common mode characteristic 
impedance heavily attenuates common mode signals.
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Magnetic flux caused by common mode current is accumulated, producing
Differential mode current
Common mode current
Since magnetic flux caused by differential mode current cancels out. impedance is not produced
Figure 3.24: A common mode choke formed from a ferrite toroid.
H  dl =  I(ii -  /d 2  =  0
H  dl =  I d  +  Ic2 — h
(3.64)
(3.65)
Ferrites are difficult to incorporate into a MIC and almost impossible to incorporate into a MMIC. However, 
research has determined that ferrite cores are unnecessary for TLTs used to convey signals above a few GHz. If it is 
not feasible to incorporate ferrites into the design of a TLT then its performance can be improved by arranging the 
transmission line sections in a spiral configuration similar to that of a spiral inductor which increases the inductance 
per unit length for common mode signals, and consequently increases the common mode characteristic impedance 
of the transmission line.
It is important that the transmission line sections used in TLTs are viewed as balanced transmission lines which 
convey both a differential mode current and a common mode current (and consequently have both a differential 
mode and common mode characteristic impedance) as opposed to being viewed as single-ended transmission lines 
which only support one mode of signal propagation. Much of the existing research into TLTs erroneously treats 
the transmission line sections as being single-ended transmission lines when in practice this is untrue. On the other 
hand, the delay line section in an equal delay Ruthroff transformer is a single-ended transmission line as one of its 
conductors is grounded at both ends. As the differential mode currents are the desired signal currents, the required 
characteristic impedance of a transmission line section is its differential mode characteristic impedance, which 
from Chapter 3.3 is defined as the geometric mean of the two TLT port impedances.
It is noticeable from the inspection of the schematics of the TLTs that none of the transmission line sections 
contains a ground conductor which assumes they are an infinite distance from a grounded structure. In real world 
situations, the transmission line sections will be at a finite distance from a grounded structure such as the chassis 
or cabinet in a piece of electronic apparatus, so a certain degree of EM coupling will take place between the
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transmission line sections and the grounded structure. This situation is more acute with TLTs incorporated into 
MICs and MMICs than with TLTs of the bifilar wires wound around a ferrite core variety, especially if the substrate 
of the MIC or MMIC has a backside ground plane. It is important to remember that even if the MIC or MMIC 
has no backside ground plane, then the underside of the substrate will be in contact with a probe station chuck 
which is grounded for safety during testing, so a backside ground plane must be included in the design of TLTs 
incorporated into MICs and MMICs.
The return path of a common mode signal is through ground and the common mode characteristic impedance 
of a balanced transmission line at RF is inversely proportional to the distance between the signal conductors and 
the grounded structure. A transmission line in close proximity to a grounded structure has a lower common mode 
characteristic impedance than the same transmission line located far away from a grounded structure. Also, if one 
of the two signal conductors of a balanced transmission line couples more strongly to a grounded structure than 
the other conductor then mode conversion takes place where some of the differential mode signal is converted into 
a common mode signal. Further information about mode conversion can be found in Chapter 7.7.
3.9 Practical designs - The Caswell H40 process
Two Ruthroff transformers are developed using the Caswell H40 process with the following specifications:-
1. A 1:4 impedance transforming ratio matching 12.5 to 50 O formed from a transmission line with a differ­
ential mode characteristic impedance of 25 O.
2, A 4:9 or 1:2.25 impedance transforming ratio matching 50 fi to 112.5 0  formed from two transmission lines 
with a differential mode characteristic impedance of 75 fl.
The transmission line sections are fabricated using layers M4 and M5 in the substrate stack. Layer M3 is used as 
an upper ground plane. Transmission line sections are formed using a thin-film microstrip technique with a cross 
sectional diagram shown in Figure 3.35. The required widths of the transmission line sections are determined by 
optimisation using Sonnet. EM simulation is performed using Sonnet over a frequency range of 2 to 60 GHz with 
a frequency step of 500 MHz.
Figures 3.25 to 3.30 show the layouts of Ruthroff transformers designed using Sonnet, and Figures 3.31 and 3.32 
show photographs of the fabricated Ruthroff transformers. The interconnect on layer M4 is clearly visible through 
the translucent BCB dielectric.
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147 fim
'Via connecting MS to M4
147 pm
j 3 son port
Figure 3.25: Metal structures on layer M5 for the Ruthroff transformer with a 1:4 impedance transforming 
ratio.
Via connecting M4 to M3 ground planei 2.sn  («VI» • “ " Y /^
Via connecting M4 to MS
Figure 3.26: Metal structures on layer M4 for the Ruthroff transformer with a 1:4 impedance transforming 
ratio.
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104 pm
250 pm
112.5 2^ port50 Q port
)ÿia connejcting M5 to M4
Figure 3.27: Metal structures on layer M5 for the Ruthroff transformer with a 4:9 impedance transforming 
ratio.
\
1^ —Via connecting M5 to M4
Figure 3.28: A close up view of the centre of Figure 3.27.
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Via connecting M4 
to M3 ground plane Via connecting M4 to MS
Via connecting M4 
to M3 ground plane
Figure 3.29: Metal structures on layer M4 for the Ruthroff transformer with a 4:9 impedance transforming 
ratio.
Via connecting M4  ^
to M3 ground plane
Via connecting M4 to MS
.  Via connecting M4
to M3 ground plane
Figure 3.30: A close up view of the centre of Figure 3.29.
60
Chapter 3 Transmission line transformers
Figure 3.31: Photograph of a Ruthroff transformer with a 1:4 impedance transforming ratio fabricated 
using the Caswell H40 process.
Figure 3.32: Photograph of a Ruthro^ transformer with a 4:9 impedance transforming ratio fabricated 
using the Caswell H40 process.
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3.10 Results - The Caswell H40 process
Figures 3.33 and 3.34 show the EM simulated and measured frequency responses of the Ruthroff transformers. 
Measurements are taken with a VNA calibrated using LRRM which locates the reference planes at the probe tips. 
This requires that the effects of the probe pads and interconnects have to be de-embedded from the measurements. 
De-embedding is carried out in ADS using the DeembedZ (2-Port De-Embed File) component with S-parameter 
data of EM simulated interconnects and probe pads^.
CQT3
-10
-12 -12
Frequency (GHz)
DQ"O
c/2
—  Measured frequency response
—  S.,j EM simulated frequency response
—  Sjj Measured frequency response
—  S jj EM simulated frequency response
Figure 3.33; EM simulated and measured frequency responses of the Ruthroff transformer with a 1:4 
impedance transforming ratio shown in Figure 3.31.
The insertion loss of the measured frequency responses is higher than expected and increase more rapidly 
than the insertion loss of the EM simulated frequency response above 25 GHz. This primarily the result of rough 
surfaces and edges of the metallisation. It is not the result of the skin effect as it does not come into force until 
approximately 24.7 GHz for 1 pm  thick gold conductors. At 60 GHz, the skin depth is approximately 0.32 pm  
which is considerable metal to convey the signal at this frequency.
'*This is not the best method o f de-embedding the effects o f the probe pads and interconnects. Ideally the de-embedding technique described 
in Appendix A .4.3 should have been used.
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Figure 3.34: EM simulated and measured frequency responses of the Ruthroff transformer with a 4:9
impedance transforming ratio shown in Figure 3.32.
3.11 Practical designs - The Hibridas process
Three equal delay Ruthroff transformers are developed using the Hibridas process employing four layers of met­
allisation with the following specifications:-
1. A 1:4 impedance transforming ratio matching 12.5 to 50 formed from a transmission line with a differ­
ential mode characteristic impedance of 25 ft, and a delay line with a single-ended characteristic impedance 
of 25 n .
2. A 1:9 impedance transforming ratio matching 5.55 H to 50 il formed from transmission lines with a differen­
tial mode characteristic impedance of 16.66 f2, and a delay line with a single-ended characteristic impedance 
of 16.66 ft.
3. A 4:9 or 1:2.25 impedance transforming ratio matching 22.22 Î7 to 50 formed from transmission lines with 
a differential mode characteristic impedance of 33.33 Q, and a delay line with a single-ended characteristic 
impedance of 33.33 0 .
Transmission line and delay line sections are formed using a thin-film microstrip technique with cross sectional 
diagrams shown in Figures 3.35 and 3.36. The required widths of the signal conductors of the transmission line 
sections are determined by optimisation using Momentum. A transmission line section is terminated at each 
end with differential mode (push-pull) ports with a characteristic impedance equal to the desired characteristic
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impedance of the transmission line, and the widths of the signal conductors are optimised for a minimum at 
a frequency of 20 GHz. When the widths of the signal conductors that produces the minimum value of S u  is 
determined, the transmission line has a characteristic impedance equal to the port impedances. This optimisation 
procedure is also used to determine the width of the delay lines except that the signal conductor is terminated at 
each end with single-ended ports with a characteristic impedance equal to the desired characteristic impedance 
of the delay line, and the ground conductor is terminated at each end with ground ports. Once the widths of the 
transmission lines and the delay lines are determined, then the layout of the transformer can be accomplished.
Upper signal conductor 
Lower signal conductor
Figure 3.35: Cross section of the transmission lines used in the equal delay Ruthroff transformers.
Signal conductor 
Ground plane
Figure 3.36: Cross section of the delay lines used in the equal delay Ruthroff transformers.
The electrical lengths of the transmission line and delay line sections are not critical, but it is essential that 
they are equal for the same transformer to ensure that all voltages are summed in phase. The physical length of 
the first transmission line section is arbitrarily chosen to be long enough to realise the layout of the transformer 
and its electrical length is determined using simulation. The physical lengths the delay line and any additional 
transmission line sections are optimised for an electrical length equal to that of the first transmission line section.
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Figures 3.37 to 3.42 show the variation of the characteristic impedances of the transmission line and delay line 
sections with frequency, according to EM simulations using Momentum.
25.5
25.4
a
NIe 73a■a
I
Q
24.:
24.6
24.5
Frequency (GHz)
—  Transmission line with conductors on layers C4 and C3
—  Transmission line with conductors on layers C3 and C2
—  Delay line with conductors on layers C3 and C2
Figure 3.37: Variation of the differential mode characteristic impedance of the 25 Ü transmission lines, and 
the single-ended characteristic impedance of the 25 Ü delay line with frequency.
o  80
2 4 6 8 10 12 14 16 18 20 22 24 26 28 30
Frequency (GHz)
—  Transmission line with conductors on layers C4 and C3
—  Transmission line with conductors on layers C3 and C2
Figure 3.38: Variation of the common mode characteristic impedance of the 25 transmission lines with 
frequency.
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16.:a
OJQ
Q  16.2
Frequency (GHz)
—  Transmission line with conductors on layers C4 and C3
—  Transmission line with conductors on layers C3 and C2
—  Delay line with conductors on layers C2 and C 1
Figure 3.39: Variation of the differential mode characteristic impedance of the 16.66 Q transmission lines, 
and the single-ended characteristic impedance of the 16.66 Cl delay line with frequency.
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Frequency (GHz)
—  Transmission line with conductors on layers C4 and C3
—  Transmission line with conductors on layers C3 and C2
Figure 3.40: Variation of the common mode characteristic impedance of the 16.66 Q, transmission lines with 
frequency.
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^  33.6
33.4
OJQ
33.2
Frequency (GHz)
—  Transmission line with conductors on layers C4 and C3
—  Transmission line with conductors on layers C3 and C2
—  Delay line with conductors on layers C2 and C 1
Figure 3.41: Variation of the differential mode characteristic impedance of the 33.33 fl transmission lines, 
and the single-ended characteristic impedance of the 33.33 Ü delay line with frequency.
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Frequency (GHz)
—  Transmission line with conductors on layers C4 and C3
—  Transmission line with conductors on layers C3 and C2
Figure 3.42: Variation of the common mode characteristic impedance of the 33.33 fl transmission lines with 
frequency.
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Figures 3.43 to 3.56 show the layouts of the equal delay Ruthroff transformers. Note the meandered transmis­
sion line traversing the centre of the transformers with 1:9 and 4:9 impedance transforming ratios. Meandering the 
central transmission line is the only technique available to increase its electrical length to be equal to that of the 
outer transmission line and delay line sections.
1200 nm
1264 lam
Figure 3.43: Layout of the equal delay Ruthroff transformer with a 1:4 impedance transforming ratio. The 
50 Q port is on the right hand side.
I I
I
Figure 3.44: Metal structures on layer C4 for the equal delay Ruthroff transformer with a 1:4 impedance 
transforming ratio.
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Figure 3.45: Metal structures on layer C3 and vias connecting layers C4 to C3 for the equal delay RuthroM^  
transformer with a 1:4 impedance transforming ratio.
Figure 3.46: Metal structures on layer C2 and vias connecting layers C3 to C2 for the equal delay Ruthroff 
transformer with a 1:4 impedance transforming ratio.
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2500 pm
2536.5 pm
H
2629 pm
Figure 3.47: Layout of the equal delay Ruthroff transformer with a 1:9 impedance transforming ratio. The 
50 Cl port is on the right hand side.
I I
I I
Figure 3.48: Metal structures on layer C4 for the equal delay Ruthroff transformer with a 1:9 impedance 
transforming ratio.
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Figure 3.49: Metal structures on layer C3 and vias connecting layers C4 to C3 for the equal delay Ruthroff 
transformer with a 1:9 impedance transforming ratio.
Figure 3.50: Metal structures on layer C2 and vias connecting layers C3 to C2 for the equal delay Ruthroff 
transformer with a 1:9 impedance transforming ratio.
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Figure 3.51: Metal structures on layer Cl and vias connecting layers C2 to Cl for the equal delay Ruthroff 
transformer with a 1:9 impedance transforming ratio.
1200 pm
1269 pm
Figure 3.52: Layout of the equal delay Ruthroff transformer with a 4:9 impedance transforming ratio. The 
50 Q port is on the right hand side.
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I I
I
Figure 3.53: Metal structures on layer C4 for the equal delay Ruthroff transformer with a 4:9 impedance 
transforming ratio.
Figure 3.54: Metal structures on layer C3 and vias connecting layers C4 to C3 for the equal delay Ruthroff 
transformer with a 4:9 impedance transforming ratio.
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Figure 3.55: Metal structures on layer C2 and vias connecting layers C3 to C2 for the equal delay Ruthroff 
transformer with a 4:9 impedance transforming ratio.
Figure 3.56: Metal structures on layer Cl and vias connecting layers C2 to C l for the equal delay Ruthroff 
transformer with a 4:9 impedance transforming ratio.
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Figures 3.57 to 3.59 show the cross sectional diagrams of the junctions between the transmission lines on the 
left hand side, and right hand side of the transformers.
74 fim 264.5 fim
116 urn280 Mm Left hand side
116 200 Mm Left to right view
136 Mm
63 Mm74 Mm
Right hand side
Right to left view
200 um
Figure 3.57: Cross sectional diagram of the junctions between the transmission lines of the equal delay 
Ruthro^ transformer with a 1:4 impedance transforming ratio.
74 Mm 349.5 Mm
231 Mm
20lMm J H
271 Mm
201 |un
231 Mm 201 Mm
201 M» 231 Mm
77 Mm 74 Mm
nTmir—ïîTmbmresHeniaee:
Left hand side 
Left to right view
Right hand side 
Right to left view
Figure 3.58: Cross sectional diagram of the junctions between the transmission lines of the equal delay 
Ruthroff transformer with a 1:9 impedance transforming ratio.
74 Mm 194 Mm
91 Mm 71 Mm280 Mm
71 Mm 200 Mm
180 Mm131 Mm
91 Mm240 Mm
185.5 Mm
71 Mm J  40 Mm ^ 200 Mm
180 Mm
Left hand side 
Left to right view
Right hand side 
Right to left view
Figure 3.59: Cross sectional diagram of the junctions between the transmission lines of the equal delay 
Ruthroff transformer with a 4:9 impedance transforming ratio.
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EM simulation is performed using Momentum over a frequency range of 2 to 30 GHz with a frequency step of 
500 MHz. The substrate definition includes a lower ground plane in the form of a continuous slot conductor on the 
underside of the alumina substiate.
3.12 Results - The Hibridas process
Figures 3.60 to 3.65 show the EM simulated frequency responses of the equal delay Ruthroff transformers.
- 0.2
-0.4
- 0.6
- 0.8
00
- 1.2
-1.4
- 1.6
Frequency (GHz)
Figure 3.60: EM simulated transmission coefficient of the equal delay Ruthroff transformer with a 1:4 
impedance transforming ratio.
-1802 4 6  8  10 12 14 16 18 20 22 24 26 28 30
Frequency (GHz)
Figure 3.61: EM simulated phase shift versus frequency of the equal delay Ruthroff transformer with a 1:4 
impedance transforming ratio.
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00 -2.5
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Figure 3.62: EM simulated transmission coefficient of the equal delay Ruthroff transformer with a 4:9 
impedance transforming ratio.
10 12 14 16 18 20 22 24 26 28 30
Frequency (GHz)
Figure 3.63: EM simulated phase shift versus frequency of the equal delay Ruthroff transformer with a 4:9 
impedance transforming ratio.
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Figure 3.64: EM simulated transmission coefficient of the equal delay Ruthroff transformer with a 1:9 
impedance transforming ratio.
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Figure 3.65: EM simulated phase shift versus frequency of the equal delay Ruthroff transformer with a 1:9 
impedance transforming ratio.
3.13 A discussion of the results
It is clearly evident from the graphs of the transmission coefficient that the three equal delay Ruthroff transformers 
provide an excellent impedance match with a low insertion loss of under 0.5 dB over a wide bandwidth. Narrow 
regions of high insertion loss hereafter referred to as dropouts occur at periodic intervals when the electrical length 
of the transformer is a multiple of half a wavelength. The existence of these dropouts is not explained by the es­
tablished theory of operation of equal delay Ruthroff transformers which states that they have infinite bandwidths
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with no periodic regions of high insertion loss. Smaller dips in the transmission coefficient occur at periodic inter­
vals when the electrical length of the transformer is an odd multiple of quarter a wavelength. Another noticeable 
feature is that the low frequency performance of an equal delay Ruthroff transformer improves with an increase in 
impedance transforming ratio. Insertion losses at low frequencies are listed in Table 5.1.
Table 3.1: Insertion losses at low frequencies.
Impedance transforming ratio 2 GHz 3 GHz 4 GHz
4:9 (1:2.25) -1.1 dB -0.44 dB -0.19 dB
1:4 -0.7 dB -0.32 dB -0.19 dB
1:9 -0.6 dB -0.26 dB -0.15 dB
3.14 A new theory of operation of equal delay Ruthroff transformers
Initially it was assumed that the dropouts in the transmission coefficients which occur when the electrical length 
of an equal delay Ruthroff transformer is a multiple of half a wavelength was the result of some problem with the 
EM simulation engine in Momentum. EM simulation of identical equal delay Ruthroff transformers using Sonnet 
also resulted dropouts in the transmission coefficients when the electrical length of the transformer is a multiple of 
half a wavelength. Therefore, a strong possibility exists that the dropouts are the result of an undiscovered feature 
of equal delay Ruthroff transformers as opposed to being caused by a defect in the EM simulation softwar e.
The simplified theory of equal delay Ruthroff transformers in Chapter 3.6 dictates that they have theoretically 
infinite bandwidths. What is missing from this simplified theory are the effects of the parasitic common mode 
currents. It is well known in the TLT community that the parasitic common mode currents degrade the performance 
of TLTs at lower frequencies and have to be suppressed by winding the transmission lines around ferrite cores in 
order to produce a TLT with an acceptable performance. Above approximately 3 GHz, TLTs can be made to 
operate successfully without ferrite cores. Much of the existing literature erroneously states that the parasitic 
common mode currents only exist at lower frequencies and mysteriously vanish at higher frequencies. In reality, 
the common mode currents do not completely vanish but are suppressed by the common mode characteristic 
impedance of the transmission line sections increasing with frequency to the point where it is sufficient to enable 
the TLT to operate successfully without ferrite cores. The increase in the common mode characteristic impedance 
with increasing frequency has been confiraied by EM simulation of tr ansmission line sections using Momentum 
with results shown in Figures 3.38,3.40 and 3.42. In contrast, EM simulations show that there is very little variation 
of the differential mode characteristic impedance with frequency, with results shown in Figures 3.37,3.39 and 3.41. 
The effects of parasitic common mode currents on the operation of TLTs were initially ignored as the research 
programme was to develop TLTs operating at microwave frequencies, and EM simulations confirmed that TLTs 
with insertion losses under 0.5 dB at frequencies above approximately 3 GHz could be realised in a planar form 
without the use of ferrites.
79
Chapter 3 Transmission line transformers
Figures 3.66and 3.67 illustrate the flow of the differential mode and common mode currents in the transmission 
line section of an equal delay Ruthroff transformer with a 1:4 and 4:1 impedance transforming ratio. Common 
mode currents are ground seeking and flow from the end of the transmission line with the highest voltage with 
respect to ground towards the end with the lowest voltage with respect to ground.
Delay line
Figure 3.66: Differential mode and common mode currents for an equal delay for an equal delay Ruthroff 
transformer with a 1:4 impedance transforming ratio.
Delay line
Figure 3.67: Differential mode and common mode currents for an equal delay RuthroH  ^transformer with a 
4:1 impedance transforming ratio.
Figure 3.68 shows the equivalent circuit of a balanced transmission line in terms of separate transmission 
lines for the differential mode and common mode currents. The central transmission line conveys the differential 
mode current, and the two outermost transmission lines each convey half of the common mode current. The 
characteristic impedance of the outermost transmission lines is equal to the even-mode characteristic impedance 
of the balanced transmission line, defined as twice its common mode characteristic impedance. Grounding one 
terminal of a balanced transmission line has the effect of converting one of the outermost transmission lines into a 
short circuited shunt stub as shown in Figure 3.69. A common mode current sees the balanced transmission line 
as a single-ended transmission line connected in parallel with a short circuited shunt stub, where the location of 
the grounded terminal of the balanced transmission line is the location of the short circuit at the end of the stub. 
The input impedance of the short circuited shunt stub is Zin = jZoeta.nO, where 0 is the electrical length of 
the balanced transmission line. At frequencies when the electrical length of the balanced transmission line is a
80
Chapter 3 Transmission line transformers
multiple of half a wavelength, the input impedance of the stub is zero, so appears as a short circuit to ground.
I ->
Zod» Zgg Balanced transmission line
O^e
"Od
''Oe
Equivalent circuit in terms of 
separate transmission lines for 
the differential mode and the 
common mode currents
Figure 3.68: The equivalent circuit of a balanced transmission line.
^Od’ ^Oc
->
"Oe
O^d
"Oe
Balanced transmission line with 
one grounded terminal
Equivalent circuit in terms of 
separate transmission lines for 
the differential mode and the 
common mode currents
Figure 3.69: Grounding one terminal of a balanced transmission line creates a short circuited shunt stub.
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Replacing the transmission line section of an equal delay Ruthroff transformer with the equivalent circuit of a 
balanced transmission line from Figure 3.69, results in a model of an equal delay Ruthroff transformer that takes 
into account the parasitic common mode currents as shown in Figures 3.70 and 3.71 for transformers with 1:4 
and 4:1 impedance transforming ratios. At frequencies when the electrical length of the transformer is a multiple 
of half a wavelength, the input impedance of the stub is zero which has the effect of short circuiting point A to 
ground. Grounding point A in the transformer with a 1:4 impedance transforming ratio converts the delay line into 
a short circuited shunt stub as shown in Figure 3.72. Grounding point A in the transformer with a 4:1 impedance 
transforming ratio destroys the transformer action by converting the transmission line section into delay line as 
its lower conductor is now grounded at both ends, and grounds point B via the delay line which converts the 
transmission line section into a short circuited shunt stub as shown in Figure 3.73. Presenting the signal source 
with a short circuited shunt stub that is a multiple of half a wavelength long has the effect of shorting the signal 
source to ground which results in a high reflection coefficient that manifests itself as a dropout in the transmission 
coefficient.
■o A
Delay line
Figure 3.70: A circuit model of an equal delay Ruthroff transformer with a 1:4 impedance transforming 
ratio that takes into account the parasitic common mode currents.
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Delay line
Figure 3.71: A circuit model of an equal delay Ruthroff transformer with a 4:1 impedance transforming 
ratio that takes into account the parasitic common mode currents.
Delay line
Figure 3.72: Grounding point A in Figure 3.70 converts the delay line section into a short circuited shunt 
stub equal to the electrical length of the transformer.
Figure 3.73: Grounding point A in Figure 3.71 converts the transmission line section into a short circuited 
shunt stub twice the electrical length of the transformer.
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Simulation of the circuit models from Figures 3.70 and 3.71 at schematic level in ADS produces a frequency 
response with a transmission coefficient of 0 dB interrupted by sharp dropouts at multiples of half a wavelength 
which confirms that this new model is correct. In ADS, the transmission line and delay line sections are realised 
using the TLIN4 (Ideal 4-Terminal Transmission Line) component, and the short circuited shunt stub is realised 
using the TLSC (Ideal Transmission Line Short-Circuited Stub) component. If the model is to include transmis­
sion line losses, then the TLINP4 (4-Terminal Physical Transmission Line) component, and the TLPSC (Physical 
Transmission Line Short-Circuited Stub) component are used instead of TLIN4 and TLSC.
An alternative and simpler method of creating a balanced transmission line in ADS is with the coupled line 
component named CLIN (Ideal Coupled Transmission Lines), or CLINP (Lossy Coupled Tranmission Lines) if the 
model is to include transmission line losses. Usually the CLIN and CLINP components are used as a directional 
coupler or as a coupled section in a filter, but are actually balanced transmission lines comprised of two identical 
signal conductors and a ground conductor capable of conveying both differential mode and common mode signals. 
To use the coupled line component as a balanced transmission line, set the value of Z qo equal to half the differential 
mode characteristic impedance, and the value of %oe equal to twice the common mode characteristic impedance. 
See Chapter 7.2 for more information about the relationship between differential mode and odd-mode characteristic 
impedance, and common mode and even-mode characteristic impedance. Figure 3.75 show circuit models for equal 
delay Ruthroff transformers with 1:4 and 4:1 impedance transforming ratios where the transmission line section is 
formed from a coupled line component. The delay line section is realised using either the TLIN4 or the TLINP4 
components as it functions as a single-ended transmission line.
Simulation of the circuit models from Figures 3.74 and 3.75 at schematic level in ADS produces a frequency 
response with a transmission coefficient of 0 dB interrupted by sharp dropouts at multiples of half a wavelength 
which confirms that this alternative model is correct.
^OdZ o o = ^
Delay line
Figure 3.74: An alternative circuit model of an equal delay Ruthroff transformer with a 1:4 impedance 
transforming ratio that takes into account the parasitic common mode currents.
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Delay line
Figure 3.75: An alternative circuit model of an equal delay Ruthroff transformer with a 4:1 impedance 
transforming ratio that takes into account the parasitic common mode currents.
If the EM coupling between one of the signal conductors of a transmission line section and the ground plane is 
different to the EM coupling between the other signal conductor and the ground plane, then the odd-mode and even­
mode characteristic impedances will be different for each conductor. Unequal odd-mode characteristic impedances 
are referred to as pi-mode characteristic impedances, and unequal even-mode characteristic impedance are referred 
to as c-mode characteristic impedances [103]. Figure 3.76 shows the equivalent circuit of an asymmetric balanced 
transmission line with one grounded terminal, where the two signal conductors have different pi-mode and c-mode 
characteristic impedances. Figures 3.77 and 3.78 show circuit models of equal delay Ruthroff transformers with 
1:4 and 4:1 impedance transforming ratios using the equivalent circuit of an asymmetric balanced transmission 
line from Figure 3.76.
An asymmetric coupled line component with separately definable pi-mode and c-mode characteristic impedances 
for each signal conductor is not included in version 2003C of ADS, but can be created as a user defined component 
from a multitude of symmetrical coupled transmission lines using the model of Figure 1 and Equations 14 or 16 
described in [104].
85
Chapter 3 Transmission line transformers
-o Z . i ’ Z Balanced transmission line with
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Figure 3.76: The equivalent circuit of an asymmetric balanced transmission line using c-mode and pi-mode 
characteristic impedances.
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Delay line
Figure 3.77: A circuit model for an equal delay Ruthroff transformer with a 1:4 impedance transforming 
ratio employing an asymmetric balanced transmission line section.
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ni
Delay line
Figure 3.78: A circuit model for an equal delay Ruthroff transformer with a 4:1 impedance transforming 
ratio employing an asymmetric balanced transmission line section.
The width and depth of the dropout are determined by the common mode characteristic impedance and the 
even-mode attenuation constant of the transmission line sections. Increasing the common mode characteristic 
impedance narrows the width of the dropout as shown in Figure 3.79, and increasing the even-mode attenuation 
constant widens the dropout and reduces its depth as shown in Figure 3.80. A lossless short circuited shunt stub 
becomes a perfect short circuit at multiples of half a wavelength, whereas a lossy short circuited stub approximates 
a resistor to ground at multiples of half a wavelength with the value of the resistor proportional to the attenuation 
constant of the stub. Therefore, lossier transmission line sections result in shallower dropouts but consequently 
increase the TLT insertion loss. In practice, a lower transmission line loss results in a better TLT.
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Figure 3.79: Increasing the common mode characteristic impedance narrows the width of the dropout.
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Figure 3.80: Increasing the even-mode attenuation constant widens the dropout and reduces its depth.
The use of ferrite cores have a minimal effect on reducing the magnitude of the insertion loss of the dropouts 
because the short circuiting action of the short circuited shunt stub is a function of frequency and not characteristic 
impedance. Practical equal delay Ruthroff transformers do not have infinite bandwidths as the short circuited 
shunt stub cannot be eliminated unless the parasitic common mode current is also completely eliminated which is 
impossible in practice.
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3.15 ABCD parameters of Ruthroff Transformers
ABCD matrices are used extensively for the design and analysis of circuits operating at microwave frequencies. 
Many microwave textbooks include a list of ABCD parameters for commonly encountered 2-port components, but 
ABCD parameters of Ruthroff transformers do not seem to have been published in any literature, possibly because 
Ruthroff transformers are normally used at sub microwave frequencies where the design and analysis of circuits 
raiely makes use of ABCD matrices. The ABCD parameters of Ruthroff transformers are derived from the ratios 
of the port voltages and currents for both open circuited and short circuited conditions at the load end.
The port voltages and currents for a conventional Ruthroff transformer with a 1:4 impedance tiansforming 
ratio, expressed using the transmission line notation are:-
14
A
V2
h
I  + Ie^^ 
V  4- 
I
where
V = V  cos 9 + j IZ o  sin  6
I qJS — / c o s 9 +  s i l l (
For the open circuit condition where A  =  0
cos 9
/2 = 0 V  - { - V 1 -I- cos I
j  s in  I
72=0 ^  +  COS 9)
For the short circuit condition when 14 =  0
V  +  =  0 (3.66)
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Re-arranging Equation 3.67 for V  results in
-jlZosiiiO
1 +  cos d
Which enables the B and D coefficients to be calculated from the port voltages and currents
B
D
Yl
h
h
h
jZosinO
V2=0
Va=0
1 +  cos 9
~  2
The port voltages and currents for an equal delay Ruthroff transformer with a 1:4 impedance transforming 
ratio, expressed using the transmission line notation are:-
14 =
A =  2Ie^^
14 =  2V
A =  I
where
— V  cos 9 +  j l Z a  siin 0
— I  cos9 + j ~  s in (
For the open circuit condition where A  =  0
A  = 1414I /2 = 0/2 = 0
V  cos 9
~ W  ~
2 /eJ®
2V
2
j  sin I
For the short circuit condition when 14 =  0
21/ =  0 (3.67)
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Which enables the B and D coefficients to be calculated from the port voltages and cunents
14
h
h
h
V^2=0
V^2= 0
I
=  jZ ^sm O  
=  2  cos 6
Table 3.2 lists the port voltages and currents, and Table 3.3 lists the ABCD matrix coefficients for conventional 
and equal delay Ruthroff transformers with 1:4,4:9 and 1:9 impedance transforming ratios.
Table 3.2: Port voltages and currents.
Transformer T4 h V2 h
1:4 I  -f y + I
1:4 equal delay Ve3^ 2Ie^^ 2V 21
4:9 y -t- V e-J" I  + 2Ie~3^ 2V  H- Ve-^'^ I  + Ie-3^
4:9 equal delay 2Ve^^ sy 21
1:9 I  + 2Iei^ 2y + I
1:9 equal delay sy I
Table 3.3: ABCD matrix coefficients.
Transformer A B C D
1:4 COS0 jZç) sin 9 j  sill 9 2
1 4- cos 9 1 -t- cos 9 Z q(1 +  cos 9)
1:4 equal delay cos 9 
2 j Z o s m 9
j  sin 9 
Zo , 2 cos0
4:9 2 jZosm .9 j  sin 9 4 4 - 5  cos 93 3(1 +  cos9) 3Zq(1 4  cos 9) 3 4-3 cos 9
4:9 equal delay 2  cos 6^  3 jZ o  sin 9
j  sin 9 
Zn
3 cos 6* 
2
1:9 cos 6/ j2 Z o s in 9 j  2 sin 9 4 4 - 5  cos 92  -j- cos 9 2 +  cos 9 Zq(2 4" cos 9) 2 +  cos 9
1:9 equal delay cos 9 3 jZ o s in 9
j  sin 9 
Zo .. ....... 3 cos^
Verification that the ABCD coefficients are correct is achieved by calculating the input impedance of the TLT 
from the ABCD coefficients using Equation 3.68 and comparing the result to the formulae for the input impedance 
derived directly from the port voltages and currents.
Zin = A Z l  + B (3.68)C Z l ^ D
It is interesting to note that when ^ =  0, the B  and C  coefficients become zero, and the A  and D  coefficients 
become purely numerical reciprocals of each other, resulting in an ABCD matrix identical to that of an ideal 
transformer with the same voltage transforming or turns ratio as the TLT. Also, the ABCD matrix of an equal delay
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Ruthroff transformer is equal to the ABCD matrix of an ideal transformer with the same voltage transforming or 
turns ratio, multiplied by the ABCD matrix of a transmission line.
3.16 A comparison of Ruthroff transformers with quarter wavelength transformers.
Narrowband matching is often accomplished using a quarter wavelength transformer or improved versions such as 
multistep and tapered transformers [105, Ch. 5]. Figure 3.81 compares the insertion loss of a Ruthroff transformer 
with a 1:4 impedance transforming ratio matching 12.5 to 50 to that of a quarter wavelength transformer 
matched at 20 GHz. It can be clearly seen that the TLT has a much broader and flatter passband over the space of 
100 GHz than the quarter wavelength transformer with its sharply defined but periodic resonance peaks occurring 
at every 20 GHz. If a 1 dB insertion loss is called for in a circuit then the TLT can match successfully up to 
a frequency of 90 GHz, whereas the quarter wavelength transformer only succeeds in the 10-30 GHz and 50- 
70 GHz bands.
-0.5
fSc/o
100
Frequency (GHz)
—  Ruthroff transformer
—  Quarter wavelength transformer
Figure 3.81: Simulated frequency responses of a Ruthroff transformer versus a quarter wavelength trans­
former.
Another advantage of using TLTs is that they can be made physically smaller than quarter wavelength trans­
formers. The TLT with a 1:4 impedance transforming ratio fabricated using the Hibridas process with a layout 
shown in Figure 3.43 occupies an area of 1264 //m x 1237 pm. A conventional quarter wavelength transformer 
fabricated on layer C4 of the same substrate operating at 20 GHz is 1370 pm  long, and a triangular tapered trans­
former is 2850 pm  long. At lower frequencies these transformers are even longer.
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3.17 Conclusion
1. Multilayer MIC and MMIC technology are ideal production processes for fabricating Ruthroff transformers 
used at microwave frequencies. A thin-film microstrip technique with two layers of metallisation enables 
transmission lines covering a wide range of characteristic impedances to be easily fabricated, which are 
required for the transmission line and delay line sections of a Ruthroff transformer. The simplest Ruthroff 
transformers can be fabricated using a production process employing two layers of metallisation. Compound 
Ruthroff transformers and equal delay Ruthroff transformers require a production processes employing three 
or more layers of metallisation, which enables the transmission line and delay line sections to be arranged in 
a way that junctions can be formed between them. Ruthroff transformers formed from thin-film microstrip 
transmission lines are easily designed and fabricated components that can be incorporated into any multilayer 
MIC or MMIC providing the number of layers of metallisation are sufficient to fabricate the transformer 
with.
2. Ruthroff transformers are superior to the traditional quarter wavelength transformer as they are capable of 
matching impedances over a much wide bandwidth, and in many cases are physically smaller components. 
A disadvantage of Ruthroff transformers over quarter wavelength transformers are the limited choices of 
impedance transforming ratios.
3. Certain compound Ruthroff transformers can be difficult or even impossible to fabricate in practice because 
the first conductor at one end of a transmission line has to be connected to the second conductor at the 
opposite end of the transmission line, which requires the transmission line to loop back on itself. This is not 
a major problem with Ruthroff transformers constructed from co-axial cable sections or bifilar wires wound 
around ferrite cores, but is a major design issue when attempting to design Ruthroff transformers that will 
be incorporated into MICs or MMlCs. If the transmission line sections are wide relative to their length, then 
unwanted coupling and similar parasitic effects are likely to set in. A solution to this problem is to use equal 
delay Ruthroff transformers.
4. Equal delay Ruthroff transformers offer a theoretically infinite bandwidth and their layouts are far simpler 
than those of conventional Ruthroff transformers. The delay line section can be run in paiallel with the 
transmission line sections resulting in the layout closely following the schematic of the transformer; the left 
hand side interconnection between transmission lines is located on the left hand side of the layout, and the 
right hand side interconnection between transmission lines is located on the right hand side of the layout. 
Therefore, the mechanical and electrical advantages of equal delay Ruthroff transformers over conventional 
Ruthroff transformers implies that they are the preferred choice for use in MICs and MMICs.
5. It is important that the transmission line sections used in TLTs are viewed as balanced transmission lines 
which convey botli a differential mode current and a common mode current (and consequently have both a 
differential mode and common mode characteristic impedance), as opposed to being viewed as single-ended
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transmission lines. Much of the existing research into TLTs erroneously treats the transmission line sections 
as being single-ended transmission lines when in practice this is untrue. The delay line section of an equal 
delay Ruthroff transformer is a single-ended transmission line as one of its conductors is grounded at both 
ends.
6 . Narrow regions of high insertion loss referred to as dropouts occur at periodic intervals when the electrical 
length of the transformer is a multiple of half a wavelength. Initially it was assumed that the dropouts were 
caused by a defect in the EM simulation engine in Momentum, but further investigation has pinpointed the 
real cause of the dropouts on the parasitic common mode currents. A new theory of operation of equal delay 
Ruthroff transformers has been developed, along with two new circuit models which takes into account the 
parasitic common mode currents.
7. The width and depth of the dropout are determined by the common mode characteristic impedance and even 
mode attenuation of the transmission line sections. Increasing the common mode characteristic impedance 
narrows the width of the dropout; increasing the even mode attenuation widens the dropout and reduces its 
depth. A lossless short circuited shunt stub becomes a perfect short circuit at multiples of half a wavelength, 
whereas a lossy short circuited shunt stub approximates a resistor to ground at multiples of half a wavelength 
with the value of the resistor proportional to the attenuation constant of the stub. Therefore, lossier transmis­
sion line sections result in shallower dropouts but consequently increase the TLT insertion loss. In practice, 
a lower transmission line loss results in a better TLT.
8 . It has been confirmed that equal delay Ruthroff transformers do not have infinite bandwidths as the short 
circuited shunt stub cannot be eliminated unless the parasitic common mode current is also completely 
eliminated which is impossible in practice. Ferrite cores are ineffective at reducing the magnitude of the 
insertion loss of the dropouts because the short circuiting action of the short circuited shunt stub is a function 
of frequency and not characteristic impedance.
3.18 Future work
1. Develop a complete mathematical theory of operation of Ruthroff transformers that takes into account the 
parasitic common mode currents in the transmission line section, as an extension to the simplified theory of 
operation in Chapters 3.2, 3.4 and 3.6.
2. Design and fabricate Ruthroff transformers with multiple transmission line sections including those with 
fractional impedance transforming ratios described in [106, 107].
3. Investigate the dips in the tiansmission coefficient that occurs at frequencies when the electrical length of an 
equal delay Ruthroff transformer is an odd multiple of quarter a wavelength.
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4. Develop microwave circuits and subsystems including amplifiers, mixers, and transceivers that make use of 
Ruthroff transformers. Appendix D serves as a brief introduction to the use of Ruthroff transformers in RF 
and microwave amplifiers.
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4 Guanella baluns
Another transmission line transformer configuration is the Guanella balun which was developed in 1944 [8 6 , 108] 
to match the balanced output of a 100 W push-pull thermionic valve amplifier with an impedance of 960 fl  to an 
unbalanced co-axial cable with a characteristic impedance of 60 Q over a frequency range of 100 MHz to 200 MHz. 
Guanella accomplished this task using four co-axial cables, each with a characteristic impedance of 240 Q, wound 
around iron cores and connected together in a series parallel arrangement shown in Figure 4.11 forming a balun 
with an impedance transformation ratio of 16:1.
The first documented attempt at producing a planar version of a Guanella balun is a patent dating from 1972 
[109] which describes a balun fabricated on a doubled sided PCB. Another Guanella balun fabricated on a PCB 
and intended as a replacement for a wire wound balun in a television set is described in a patent from 1974 [110]. A 
patent from 1998 [111] describes a planar type Guanella balun with ferrite cores for use at microwave frequencies. 
All three baluns have a 1:4 impedance transforming ratio.
Guanella baluns constructed using bifilar wires wound around ferrite cores with an example shown in Figure 4.1 
are commonly used in NTSC televisions to match the antenna used in the VHF bands to the input of the tuner stage. 
A commonly used antenna for receiving broadcasts in the VHF band is a dipole formed from two sections of flat 
“figure of 8 ” two wire transmission line shown in Figure 7.4 which usually has a characteristic impedance 300 ft. 
Dipole antennas have a balanced rather than a single-ended termination, whereas the input of most television tuners 
is 75 n  unbalanced. Therefore, a Guanella balun is an ideal component to match the antenna to the tuner over a 
wide range of frequencies.
Figure 4.1: A Guanella balun used in an NTSC television receiver.
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4.1 A simplified theory of operation of Guanella baluns
This simplified theory is intended to describe the basic operation of ideal Guanella baluns and is not a compre­
hensive analysis. It assumes that the transmission lines are lossless, support a TEM mode of propagation, and 
aie located at an infinite distance from a ground plane. Guanella baluns are officially RF components and do not 
function down to DC. At very low frequencies a Guanella balun appears as a short circuit to ground. Therefore, 
the simplified theory assumes that the transmission lines are of a significant electrical length resulting in the signal 
experiencing a phase shift.
A Guanella balun operates by summing two or more in phase voltages forming a transformer with one balanced 
and one single-ended port. Figure 4.2 shows a schematic diagram of a Guanella balun with the low impedance 
port used as the balanced port along with its voltages and currents expressed using the standard transmission line 
notation.
■■■’A
Y____
A---
Unbalanced side Balanced side
Figure 4.2: Transmission line voltages and currents for a Guanella balun with the low impedance port used 
as the balanced port.
For a lossless transmission line
=  V c o s0  + j I Z o s m 0 (4.1)
=  I  cos 9 4- 3 ^  sin (
for the transmission line section, and
(4.2)
V  = 21 Z l (4.3)
at the load end.
Re-arranging Equation 4.3 for I  results in
y
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From Figure 4.2 it can be seen that the input impedance of the balun is
2Ve^'^ 2  (V  cos 6 + j I Z q sin 6)Zi-n, = I  cos 6 + (4.5)
Substituting Equation 4.4 for I  into Equation 4.5 results in Equation 4.6 for calculating the input impedance with 
the only variables being the source and load impedances, and the characteristic impedance of the transmission lines 
rather than the terminal voltages and currents.
By setting Z q =  2Zi, in Equation 4.6, it reduces to Zin — 4Z l . Maximum power transfer between the source 
and load occurs when Z^n =  Zg which is only possible if =  — ■ Therefore, the balun has a 4:1 impedance 
transforming ratio. Note that Equation 4.6 is identical to Equation 3.42 for the equal delay Ruthroff transformer 
with a 4:1 impedance transforming ratio.
Figure 4.3 shows the values of the normalised voltages and currents in an ideal and properly matched Guanella 
balun with a 4:1 impedance transforming ratio with the low impedance port used as the balanced port. At the load 
end, point A is at a potential of 1 V with respect to ground and point B is at a potential of -1 V with respect to 
ground. Therefore, the upper transmission line has a potential gradient of -3 V and the lower transmission line has 
a potential gradient o f -1 V. The balanced load may be grounded at midpoint as shown in Figure 4.4.
4Q lA lA 2A A
" “ “A
2V v____
lA4V i n 2V
lA
2V
. . . _ V
lA lA
Unbalanced side Balanced side
Figure 4.3: Normalised voltages and currents for a Guanella balun with a 4:1 impedance transforming 
ratio with the low impedance port used as the balanced port.
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Figure 4.4; A 1 O balanced load grounded at midpoint.
Figure 4.5 shows a schematic diagram of a Guanella balun with the high impedance port used as the balanced 
port along with its voltages and currents expressed using standard tiansmission line notation.
V„
 _v
2Vleie
- - - A
Unbalanced side Balanced side
Figure 4.5: Transmission line voltages and currents for a Guanella balun with the high impedance port 
used as the balanced port.
For a lossless tiansmission line
— V  cos Ô +  j I Z o  sin 6 (4.7)
for the transmission line section, and
=  I  cos 0 + j ~  sin i Z q (4.8)
2V = I Z l (4.9)
at the load end.
Re arranging Equation 4.9 for I  results in - I (4.10)
99
Chapter 4 Guanella baluns
From Figure 4.5 it can be seen that the input impedance of tlie TLT is
V V COSÔ + j IZ o  s in 6
= (4.11)
2  ( j cos 0 + s in 6^
Substituting Equation 4.10 for I  into Equation 4.11 results in Equation 4.12 for calculating the input impedance 
with tlie only variables being the source, load and tiansmission line impedances rather than voltages and currents.
Zin — ——Z q f  +  j Z q tan  6 2 I Z q +  j  tan  9 (4.12)
By setting Z q =  ^  in Equation 4.12, it reduces to Maximum power transfer between the source
and load occurs when Zin =  Zg which is only possible if Zx, =  4Zg. Therefore, the balun has a 1:4 impedance 
transforming ratio. Note that Equation 4.12 is identical to Equation 3.36 for the equal delay Ruthroff transformer 
with a 1:4 impedance transforming ratio.
Figure 4.6 shows the values of the normalised voltages and currents in an ideal and properly matched Guanella 
balun with its high impedance port used as the balanced port. At the load end, point A is at a potential of 2 V with 
respect to ground and point B is at a potential of -2 V with respect to ground. From the inspection of Figure 4.6, 
it can be seen that the upper transmission line has a zero potential gradient and functions as a delay line, whereas 
the bottom transmission line has a potential gradient of -2 V and functions as a phase inverter. This situation is the 
opposite of the equal delay Ruthroff tr ansformer where the upper transmission line has a potential gradient of +2 V, 
and the lower transmission line with a zero potential gradient functions as a delay line. Point C is at a potential 
of 0 V with respect to ground and functions as a virtual ground point. It may be connected to ground without any 
effect on the operation of the balun. The equivalent circuit of a Guanella balun formed from a delay line and phase 
inverter is shown in Figure 4.7, and the schematic of a phase inverter formed from a length of transmission line is 
shown in Figure 4.8. The balanced load may be grounded at midpoint as shown in Figure 4.9.
|< e >1l a 2A lA lA  A
"■'A
2 v  : 2Vv_.
lA lA
9  C 40. 4V
lA lA
-A
2V 2V
2A lA
Unbalanced side Balanced side
Figure 4.6: Normalised voltages and currents for a Gnanella balun with a 1:4 impedance transforming 
ratio with the high impedance port used as the balanced port.
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Unbalanced side Phase inverter
Delay line
Balanced side
Figure 4.7: The equivalent circuit of a Guanella balun formed from a delay line and a phase inverter.
v__"X
Figure 4.8: A phase inverter produces an equal and opposite voltage.
lA ^— o A
X
2Q
2 0 .
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-< Ô B
Figure 4.9: A 4 fi balanced load grounded at midpoint.
4.2 Compound Guanella baluns
Traditional Guanella baluns have their transmission line sections connected in a way that all voltages are summed 
at the high impedance end, and consequently have impedance tiansforming ratios of 1 : where n  is the number
of (bifilar) transmission line sections. Using three tr ansmission lines as shown in Figure 4.10 and four transmission 
lines as shown in Figure 4.11 results in baluns with impedance transforming ratios of 1:9 and 1:16 respectively 
known as integer voltage ratio or IVOR Guanella baluns.
If the transmission lines are connected in a way that voltages are summed at both the high and low impedance 
ends of the balun, then impedance transforming ratios other than 1 : can be accomplished. Such baluns are
known as rational voltage ratio or RAVOR Guanella baluns. A comprehensive article has been published about 
RAVOR Guanella baluns which includes a list of all possible impedance transforming ratios [106, 107] and the
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method of interconnecting the transmission line sections to achieve these ratios. A list of the impedance transform­
ing ratios available from Guanella baluns with 3 to 6  transmission line sections can be found in Appendix C.
Unbalanced side Balanced side
Figure 4.10: A Guanella balun with a 1:9 impedance transforming ratio.
Unbalanced side Balanced side
Figure 4.11: A Guanella balun with a 1:16 impedance transforming ratio.
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A Guanella balun with three or more transmission line sections operates differently to a Guanella balun with 
a 1 :4 impedance tiansforming ratio if the high impedance port is used as the balanced port in both cases. Having 
more than two transmission line sections results in a voltage transformation ratio other than 1 :2  (which is the 
case with a balun with a 1:4 impedance transforming ratio) and implies that the voltage of the upper terminal of 
the balanced high impedance port with respect to ground is no longer equal to the voltage of the single-ended 
terminal of the low impedance port with respect to ground. Therefore, a potential gradient exists along the upper 
transmission line section causing it to operate as a tr ansmission line rather than a delay line.
4.3 A new theory of operation of Guanella baluns
The simplified theory of operation of ideal Guanella baluns in Chapter 4.1 assumes that no common mode cur­
rents flow in the transmission line sections, although in practical Guanella baluns, the transmission line sections 
will convey both a desired differential mode current and a parasitic common mode current as shown in Fig­
ures 4.12 and 4.13. Common mode currents are ground seeking and flow from the end of the transmission line 
with the highest voltage with respect to ground towards the end with the lowest voltage with respect to ground.
4Q
> 1.
Unbalanced side Balanced side
Figure 4.12: Differential mode and common mode currents for a Guanella balun with the low impedance 
port used as the balanced port.
V„
Unbalanced side Phase inverter Balanced side
Delay line
Figure 4.13: Differential mode and common mode currents for a Guanella balun with the high impedance 
port used as the balanced port.
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Figure 4.14 shows the equivalent circuit of the phase inverter from Figure 4.8 in terms of separate transmission 
lines for the differential mode and common mode currents, consisting of a transmission line which conveys the 
differential mode current connected to a pair of short circuited shunt stubs. The characteristic impedance of the 
two stubs is equal to the even-mode characteristic impedance of the balanced transmission line, defined as twice 
its common mode characteristic impedance. A common mode cuiTent sees the phase inverter appears as a pair of 
short circuited shunt stubs, where the location of the grounded terminals of phase inverter are the locations of the 
short circuit at the end of the stubs. The input impedance of the short circuited shunt stubs is Zin = jZo^  tan  6, 
where 9 is the electrical length of the phase inverter. At frequencies when the electrical length of the phase inverter 
is a multiple of half a wavelength, the input impedance of the stubs is zero, so the stubs appear as a pair of short 
circuits to ground.
I ----------------------- >
■o—
Figure 4.14: The equivalent circuit of the phase inverter from Figure 4.8.
Replacing the transmission line sections of the Guanella balun with the equivalent circuits of balanced transmis­
sion lines from Figures 3.68 and 3.69, and replacing the phase inverter with its equivalent circuit from Figure 4.14, 
results in models of Guanella baluns that takes into account the paiasitic common mode currents, with schematics 
shown in Figures 4.15 and 4.18. What is interesting is that the behaviour of the Guanella balun with the low 
impedance port used as the balanced port is completely different to the behaviour of the Guanella balun with the 
high impedance port used as the balanced port at frequencies when the electrical length of the balun is a multiple 
of half a wavelength.
The effect of the stub on the operation of the Guanella balun with the low impedance port used as the balanced 
port at frequencies when the electrical length of the balun is a multiple of half a wavelength is a two stage process: 
Firstly, the input impedance of the stub is zero which has the effect of shorting point C in Figure 4.15 to ground, 
causing the balun to operate as an equal delay Ruthroff transformer with the schematic shown in Figure 4.16. 
The second stage is tliat a short circuited shunt stub is now formed from the upper transmission line section
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in Figure 4.16 which short circuits point A to ground. Grounding point A destroys the transformer action by 
converting the transmission line section into delay line as its lower conductor is now grounded at both ends, and 
grounds point B via the delay line which converts the transmission line section into a short circuited shunt stub 
as shown in Figure 4.17. Presenting the signal source with a short circuited shunt stub that is a multiple of half a 
wavelength long has the effect of shorting the signal source to ground which results in a high reflection coefficient 
that manifests itself as a dropout in the transmission coefficient.
I ----------------------- >
Figure 4.15; A circuit model of a Guanella balun with a 4:1 impedance transforming ratio with the low 
impedance port used as the balanced port that takes into account the parasitic common mode currents.
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Figure 4.16: At frequencies when the Guanella balun is a half wavelength long, it functions as an equal delay 
Ruthroff transformer.
V„
Figure 4.17: Grounding points A and B in Figure 4.16 converts the upper transmission line section into a 
half wavelength long short circuited shunt stub.
At frequencies when the electrical length of the Guanella balun with the high impedance port used as the 
balanced port is a multiple of half a wavelength, the input impedance of the stubs formed from the phase inverter 
is zero, which has the effect of shorting points A and B in Figure 4.18 to ground. Grounding point A short circuits 
the signal source to ground which results in a high reflection coefficient that produces a dropout in the ti ansmission 
coefficient.
Simulation of the circuit models from Figures 4.18 and 4.15 at schematic level in ADS produces frequency 
responses with tiansmission coefficients of 0 dB interrupted by shaip dropouts at multiples of half a wavelength. 
In ADS, the tiansmission line and delay line sections are realised using the TLIN4 component, and the short 
circuited shunt stubs are realised using the TLSC component. If the model is to include transmission line losses, 
then the TLINP4 component, and the TLPSC component are used instead of TLIN4 and TLSC.
An alternative and simpler method of creating a balanced transmission line and a phase inverter in ADS is 
with the coupled line component named CLIN, or CLINP if the model is to include transmission line losses.
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V.
Delay line
Figure 4.18: A circuit model of a Guanella balun with a 1:4 impedance transforming ratio with the high 
impedance port used as the balanced port that takes into account the parasitic common mode currents.
Figures 4.19 and 4.20 show circuit models of Guanella baluns with transmission line sections formed from a 
coupled line component. The delay line section is realised using either the TLIN4 or the TLINP4 components as 
it functions as a single-ended transmission line.
Simulation of the circuit models using the CLIN component from Figures 4.20 and 4.19 at schematic level 
in ADS produces frequency responses with a transmission coefficient of 0 dB interrupted by sharp dropouts at 
multiples of half a wavelength which confirms that these alternative models are correct.
> 1 . ^Oo“ ‘
-'Od
Unbalanced side Balanced side
Figure 4.19: An alternative circuit model of a Guanella balun with a 4:1 impedance transforming ratio 
with the low impedance port used as the balanced port that takes into account the parasitic common mode 
currents.
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Unbalanced side Phase inverter
Delay line
Balanced side
Figure 4.20: An alternative circuit model of a Guanella balun with a 1:4 impedance transforming ratio 
with the high impedance port used as the balanced port that takes into account the parasitic common mode 
currents.
The use of ferrite cores have a minimal effect on reducing the magnitude of the insertion loss of the dropouts 
because the short circuiting action of the short circuited shunt stub is a function of frequency and not characteristic 
impedance. Therefore, practical Guanella baluns do not have infinite bandwidths as the short circuited shunt stub 
cannot be eliminated unless the parasitic common mode current is also completely eliminated which is impossible 
in practice.
4.4 Characterising baluns
Baluns are characterised by the following three properties:-
1. Impedance match at both the single-ended and balanced ports.
2. Insertion loss.
3. Magnitude and phase imbalance at the balanced port which leads to single-ended to common mode and 
common mode to single-ended mode conversion.
One of the best ways of describing a balun at microwave frequencies is with a 9 element 3x3 mixed-mode S- 
parameter matrix for a circuit with one single-ended and one balanced port as shown in Figure 4.21, where:-
S i i  is the reflection coefficient for a single-ended signal at port 1 .
is the reflection coefficient for a differential mode signal at port 2 .
<Scc2 2  is the reflection coefficient for a common mode signal at port 2 .
S(is2 i is a measure of the incident single-ended signal applied to port 1 that is converted to a differential mode
signal at port 2. Its twin coefficient is Ssdu  which is a measure of the incident differential mode signal
applied to port 2  that is converted to a single-ended signal at port 1 .
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Scs2 i is a measure of the incident single-ended signal applied to port 1 that is converted to a common mode signal 
at port 2. Its twin coefficient is Ssci2  which is a measure of the incident common mode signal applied to 
port 2  that is converted to a single-ended signal at port 1 .
The two remaining elements are Scd.2 2  and Sdc2 2  which are identifiable as both reflection coefficients at the bal­
anced port and mode conversion terms. Scd2 2  is a measurement of the amount of an incident differential mode 
signal applied to port 2  that is reflected back as a common mode signal, and Sdc2 2  is a measurement of the amount 
of an incident common mode signal applied to port 2 that is reflected back as a differential mode signal. If the 
internal impedances of the differential mode signal source are different for each terminal then Scd2 2  takes on a 
finite value, and if the internal impedances of the common mode signal source are different for each terminal then 
Sdc2 2  takes on a finite value; both of which are illustrated in Figure 4.22. Further information about reflected mode 
conversion can be found in [1 1 2 ].
Single
ended
stimulus
Differential
mode
stimulus
Common
mode
stimulus
Port 1 Port 2 Port 2
Single ended Port 1 ^ 1 1 ^sdl2 ^scl2response
Differential Port 2 ®ds21 ^dd22 ^dc22mode response
Common Port 2 _ c^s21 ^cd22 ®cc22_mode response
Figure 4.21: Organisation of the mixed mode S-Parameter matrix for a circuit with one single ended and 
one balanced port.
A figure of merit of a balun is the common mode rejection ratio (CMRR) which is defined as the ratio of the 
conversion between a single-ended signal and a differential mode signal, to the conversion between a single-ended 
signal and a common mode signal, and calculated from the mixed-mode S-parameters using Equation 4.13. A high 
CMRR is the hallmark of a high quality balun. In some texts CMRR is referred to as the balun ratio.
C M R R  = ^ds21
»S'cs21 (4.13)
4.5 Test and measurement procedures for baluns
At lower frequencies it is possible to measure the amplitude and phase imbalances of a balun by driving the single 
ended port with an unbalanced signal from a signal generator, and measuring the magnitude and phase of the 
voltage at each terminal of the balanced port with respect to ground using an oscilloscope. A popular method of 
measuring the performance of a balun used at frequencies ranging from audio to UHF is to:-
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Differential mode circuit 
R,
R
Rx
Rx
Common mode circuit
R,+R
R‘2
Rx
Rx
If R^xRg then and
takes on a flnite value
If R^ pfRg then and 
takes on a finite value
Figure 4.22: If the internal impedances are different for each terminal of a differential mode or common 
mode signal source, then reflected mode conversion occurs.
1. Connect it back to back with an already characterised balun of known performance as shown in Figure 4.23.
2. Drive the single-ended port of one balun with a signal and measure the voltage at the single-ended port of 
the other balun using an oscilloscope.
3. Reverse the connection between the two baluns.
4. Repeat step 2.
5. The amplitude imbalance and the phase imbalance are calculated from the two measured voltages, from 
which the CMRR of the balun can be calculated.
Balun with known 
performance
Balun with unknown 
performance
Single ended port Single
Perform measurements
Single ended port ^  “ "^le ended ports
Balanced port
Single ended port Single ended port
Repeat measurements 
vrith the connection 
between the baluns 
reversedBalanced port
Figure 4.23: Method of connecting the two baluns back to back for each of the two tests.
This test procedure is highly dependent upon the how accurately the balun with a known performance has been 
characterised, and is also constrained by the frequency of operation of the balun with a known performance which 
may not cover the frequency of operation of the balun being tested. It is a generally unsuitable test procedure for use
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with baluns fabricated in a MIC or MMIC form as it is impossible to reverse the connection between the two baluns 
unless electronic switches are used. The accuracy of the measurement is then dependent upon the performance of 
the electronic switches and how well they are characterised. A partial solution to this problem is to fabricate two 
separate circuits containing a balun with known performance and a balun with unknown performance, where the 
only difference between the two circuits are reversed connections between the two baluns. It is then assumed that 
the performances of the baluns is identical for each circuit.
Connecting two identical baluns with unknown performance back to back is a very bad test procedure to use. 
All that can be determined is the degree of mismatch at the unbalanced port and the insertion loss of the balun. This 
test procedure is incapable of revealing values for the mode conversion parameters which means that the CMRR 
cannot be calculated, and even worse, provides no conclusive evidence that the balun actually functions as a balun 
at all!
A procedure to test a balun using a conventional 2-port VNA which determines the CMMR but does not 
measure the insertion loss or the port reflection coefficients is detailed in [113]. This test procedure requires three 
precision resistors and the accuracy of the measurement is dependent upon the accuracy of these resistors.
At microwave frequencies, a balun fabricated in a MIC or MMIC format can be tested using either a PMVNA or 
a multiport single-ended VNA. If a multiport single-ended VNA is used then the data will be output as a 9 element 
3x3  single-ended S-parameter matrix that must be mathematically converted to a 9 element 3x3  mixed-mode 
S-paiameter matrix. An application note from Agilent [114] is devoted to the measurement of microwave baluns 
using a multiport single-ended VNA. Further information about multiport VNAs and PMVNAs can be found in 
Appendix A.7.1. If a PMVNA or a multiport VNA is unavailable, then a balun can be tested with a conventional 
2-port VNA using the method detailed in Appendix A.8 .
4.6 Design of the Guanella balun
A Guanella balun with a 1:4 impedance transforming ratio matching 12.5 O balanced to 50 Ü single ended is 
developed using the Hibridas multilayer process employing three levels of metallisation. The tiansmission line 
sections are formed using a tliin-film microstrip technique with a cross sectional diagram shown in Figure 3.35 
and have a differential mode characteristic impedance of 25 0 . The required widths of the signal conductors of 
the transmission line sections are determined by optimisation using Momentum. A transmission line is terminated 
at each end with differential mode (push-pull) ports with a characteristic impedance of 25 O, and the widths 
of the signal conductors are optimised for a minimum S n  at a frequency of 20 GHz. When the widths of the 
signal conductors that produces the minimum value of S'il is determined, the tiansmission line has a characteristic 
impedance equal to the port impedances. Once the widths of the transmission line sections are determined, then 
the layout of the balun can be accomplished.
The electrical lengths of the transmission line sections are not critical, but it is essential that they are equal to 
ensure that all voltages are summed in phase. The physical length of the first transmission line section is arbitrarily
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chosen to be long enough to realise the layout of the balun and its electrical length is determined using simulation. 
The physical length of the second transmission line section is optimised for an electrical length equal to that of the 
first transmission line section. Figure 3.37 shows the variation of the characteristic impedance of the transmission 
line sections with frequency.
Figures 4.24 to 4.27 show the layouts of the Guanella balun. The trace on layer C3 traversing the centre of 
the balun connects the ground conductor of the balanced interconnect to the ground conductor of the single-ended 
interconnect. The ground conductor of the single-ended interconnect is connected to the ground terminal of the 
balun, whereas the ground conductor of the balanced interconnect does not connect to any part of the balun, but 
cannot be left floating. It must therefore be connected to the nearest ground point which happens to be the ground 
conductor of the single-ended interconnect.
1200 pm
1200 Jim
Figure 4.24: Layout of the Guanella balun with a 1:4 impedance transforming ratio. The 50 Q single-ended 
port is on the right hand side and the 12.5 balanced port is on the left hand side. The probe pad on the 
left hand side has been omitted for clarity.
112
Chapter 4 Guanella baluns
I
Figure 4.25: Metal structures on layer C4 for the Guanella balun with a 1:4 impedance transforming ratio.
Figure 4.26: Metal structures on layer C3 and vias connecting layers C4 to C3 for the Guanella balun with 
a 1:4 impedance transforming ratio.
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Figure 4.27: Metal structures on layer C2 and vias connecting layers C3 to C2 for the Guanella balun with 
a 1:4 impedance transforming ratio.
Figure 4.28 show the cross sectional diagrams of the junctions between the transmission lines on the left hand 
side, and right hand side of the balun.
23|un 264.5 nm
200
; 6- 116 gm
40 (im l ^ ^ l l ^ u n
265 pm 22)un
63 urn 74 |un 63 pm
136 pm
Left hand side 
Left to right view
Right hand side 
Right to left view
Figure 4.28: Cross sectional diagram of the junctions of a Guanella balun with a 1:4 impedance transform­
ing ratio.
4.7 Simulation of the Guanella balun
EM simulation of the Guanella balun is performed using Momentum over a frequency range of 2 to 30 GHz with 
a frequency step of 500 MHz. The substrate definition includes a lower ground plane in the form of a continuous 
slot conductor on the underside of the alumina substrate. All five terminals of the balun are terminated with 50 fl  
single-ended ports, which results in Momentum outputting data in the form of 25 element 5x5 single-ended S- 
parameter matrices. The single-ended S-parameter data produced by Momentum is imported into ADS as a dataset, 
and the pins of the 5-terminal data item component that correspond to the balun ground terminals are grounded. A 
simulation is performed using the 3-port balanced test set described in Appendix B.3 connected to the pins of the 
5-terminal data item component corresponding to the single-ended and balanced signal terminals, which outputs 
data in the form of mixed-mode S-parameters.
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4.8 Results
Figures 4.29 to 4.34 show the EM simulated frequency responses of the Guanella balun in the form of mixed-mode 
S-parameters, and Figure 4.35 shows the CMRR calculated from Sds2 i and 5 cs2 i.
CO
CO
0
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■2
■3
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52 4 6  8 10 12 14 16 18 20 22 24 26 28 30
Frequency (GHz)
Figure 4.29: Single-ended to differential mode conversion.
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Figure 4.30: Phase shift versus frequency of Sds2 i>
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Figure 4.31: Single-ended to common mode conversion.
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Figure 4.32: Single-ended and differential mode reflection coefflcients.
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Figure 4.33: Common mode reflection coefficient.
CO -15
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-25
-30
Frequency (GHz)
Figure 4.34: Differential mode to common mode and common mode to differential mode reflected mode 
conversion.
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Figure 4.35: Common mode reject ratio.
4.9 A discussion of the results
The most important frequency responses aie shown in Figure 4.29, aie a measure of how well the balun converts 
a single-ended signal to a differential mode signal or vice versa. From 7 GHz to 30 GHz, the single-ended to 
differential mode conversion gain is less than 0.5 dB apart from in the vicinity of 25 GHz which is the frequency 
when the balun is a half wavelength long. A dropout occurs at 25 GHz in accordance with the new theory of 
operation of Guanella baluns in Chapter 4.3. Figure 4.32 is a measure of how well the balun is matched to the 
source and the load. A reflection coefficient of less than -10 dB is achieved over a frequency range of 5 GHz to 
30 GHz. Figure 4.31 is a measure of of how well the balun converts a single-ended signal to a common mode 
signal or vice versa. From 4 GHz to 30 GHz, the single-ended to common mode conversion gain remains under 
-10 dB. The balun exhibits a CMRR in excess of 10 dB over a frequency range of 5 GHz to 30 GHz.
At the frequency when the electrical length of the balun is a quarter wavelength, something very unusual hap­
pens: A small dip occurs in the single-ended to differential mode conversion gain similar to that in the transmission 
coefficient of an equal delay Ruthroff transformer; a sharp notch appears in the common mode reflection coeffi­
cient which implies that a smaller proportion of a common mode signal applied to the balanced port is reflected 
away from the balun; and a jagged region appears in the single-ended to common mode conversion, reflected mode 
conversion, and CMRR graphs. These effects cannot be explained and are not accounted for in the new theory 
of operation of Guanella baluns. One possibility is a problem with the EM simulation engine in Momentum, but 
similar effects are also apparent with simulations using Sonnet. Another possibility is that the balun could be 
operating as an antenna by radiating its parasitic common mode signals, which can be confirmed using the facility 
in Momentum to plot near field radiation patterns. However, this facility is inoperative in the software installed at 
the University of Surrey.
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4.10 Are Guanella baluns and equal delay Ruthroff transformers identical components?
From the visual inspection of the schematics, and equations for the input impedance of equal delay Ruthroff 
transformers and Guanella baluns, then one could say that they are the same electronic component with the only 
difference between the two being that the equal delay Ruthroff transformer has two single-ended ports whereas 
the Guanella balun has one balanced and one single-ended port. In practice, equal delay Ruthroff transformers 
and Guanella baluns are veiy different components and the difference between the two is determined by which 
tiansmission line sections exhibit a potential gradient.
1. A potential gradient exists along every transmission line section in a Guanella balun with its low impedance 
port used as the balanced port.
2. A potential gradient exists along every transmission line section in a Guanella balun with its high impedance 
port used as the balanced port, unless the balun has a 1:4 impedance transformation ratio.
3. A zero potential gradient exists along the upper tiansmission line section in a Guanella balun with a 1:4 
impedance tiansforming ratio with its balanced port on the high impedance side, causing it to function as a 
delay line. A potential gradient exists along the lower transmission line section.
4. A zero potential gradient exists along the lower transmission line section in an equal delay Ruthroff trans­
former, causing it to function as a delay line. A potential gradient exists along all other tiansmission line 
sections.
It could be stated that equal delay Ruthroff tiansformers and Guanella baluns fabricated using planar methods, for 
use at higher frequencies, are the same electronic component as there is very little difference between the physical 
realisation of the two transformers. However, the situation is very different for equal delay Ruthroff transformers 
and Guanella baluns used at lower frequencies which employ transmission lines wound around ferrite cores. If 
a potential gradient exists along a particular transmission line section, then it requires a ferrite core in order to 
suppress the parasitic common mode currents sufficiently to ensure acceptable performance. In contrast, a delay 
line with a zero potential gradient functions perfectly without a ferrite core. Further information about TLTs 
employing ferrite cores designed for use at lower frequencies can be found in [8 8 , 89, 90].
4.11 Conclusion
1. Multilayer MIC and MMIC technology are ideal production processes for fabricating Guanella baluns used 
at microwave frequencies. A thin-film microstrip technique with two layers of metallisation enables trans­
mission lines covering a wide range of characteristic impedances to be easily fabricated, which are required 
for the transmission line sections of a Guanella balun. The simplest Guanella balun can be fabricated us­
ing a production process employing three layers of metallisation, although compound Guanella baluns with
119
Chapter 4 Guanella baluns
several transmission line sections require a production process employing four or more layers of metalli­
sation, which enables the transmission line sections to be airanged in a way that junctions can be formed 
between them. Guanella baluns formed from tliin-film micro strip transmission lines are easily designed and 
fabricated components that can be incorporated into any multilayer MIC or MMIC providing the number of 
layers of metallisation are sufficient to fabricate the balun with.
2. Points 6-9 of the conclusion for Ruthroff transformers in Chapter 3.17 are equally applicable for Guanella 
baluns.
4.12 Future work
1. Develop a complete mathematical theory of operation of Guanella baluns that takes into account the parasitic 
common mode currents in the transmission line section, as an extension to the simplified theory of operation 
in Chapter 4.1.
2. Design and fabricate Guanella baluns with multiple transmission line sections including those with fractional 
impedance transforming ratios described in [106, 107].
3. Investigate the unusual effects that occur at frequencies when the electrical length of the Guanella balun is 
quarter a wavelength.
4. Develop microwave circuits and subsystems including amplifiers, mixers, and transceivers that make use 
of Guanella baluns. Appendix D serves as a brief introduction to the use of Guanella baluns in RF and 
microwave amplifiers and mixers.
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5 Stepped impedance lowpass filters
Lowpass filters can be implemented in a microstrip form by cascading alternating sections of wide and narrow 
transmission lines, where each section is less than a quarter wavelength long. Such filters are usually referred to as 
stepped impedance or hi-Z, low-Z filters and are well documented in many microwave electronics textbooks includ­
ing [115, 105, Ch. 8 .6 ] and [116, Sec. 7.03]. A wide transmission line section with a low characteristic impedance 
approximates a shunt capacitance, and a naiTow transmission line section with a high characteristic impedance 
approximates a series inductance. Due to the transmission line sections only approximating shunt capacitances 
and series inductances, the frequency response of a stepped impedance lowpass filter only approximates that of a 
lumped element lowpass filter. Also, stepped impedance lowpass filters exhibit a multitude of higher frequency 
passbands, although they do not appear- periodically because the transmission line sections are not commensurate.
The larger the ratio of the shunt capacitive component to the series inductive component of the low impedance 
transmission line sections, then the greater the transmission line section approximates a shunt capacitance. The 
converse is also true for the high impedance transmission line sections, where the larger the ratio of the series induc­
tive component to the shunt capacitive component implies the greater the transmission line section approximates 
a lumped inductor. Therefore, if the low impedance transmission line sections have a characteristic impedance 
tending towards zero, and the high impedance tiansmission line sections have a characteristic impedance tending 
towaids infinity, then the effects on the filter are threefold: the passband frequency response will more faithfully 
represent that of a lumped element filter, the attenuation in the stopband will be higher, and the stopband will be 
wider as the second passband will be shifted to a higher frequency. This implies that the transmission line sections 
in a practical stepped impedance lowpass filter should be fabricated using the lowest and highest characteristic 
impedances that can be achieved in practice. Microstrip transmission lines with a high characteristic impedance 
are limited by the narrowest metal structure than can be fabricated by the production process used, and microstrip 
transmission lines with a low characteristic impedance aie limited by the amount of physical area available on the 
substrate that the filter may consume.
5.1 Ti ansmission lines with very low and very high characteristic impedances
Conventional microstrip transmission lines can only be fabricated over a rather limited characteristic impedance 
range (typically 2 0  to 80 Q if the 50 f l  transmission lines are to have a reasonable width) which imposes a limitation 
on the quality of the frequency response of stepped impedance lowpass filters. Transmission lines with a very 
low characteristic impedance can be formed using a tliin-film microstrip technique with a cross section shown in 
Figure 5.1 and transmission lines with a very high characteristic impedance can be formed using a pseudo coplanar 
waveguide technique with a cross section shown in Figure 5.2. Both types of transmission line have their signal 
conductors and ground planes on the same physical levels so are easily be interconnectable. Notice that there 
is no ground plane on the underside of the substrate. A backside ground plane would introduce an unwanted
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microstrip mode of propagation into the pseudo coplanar waveguide sections - in addition to the desired coplanar 
waveguide mode of propagation - which would degrade the operation of the filter. Interconnects between the filter 
and other circuit components on the same substrate will normally be accomplished using 50 Cl thin-film microstrip 
transmission lines.
Signal conductor
Thin upper dielectric 
Thick base substrate
Upper groundplane
Figure 5.1: Cross section of a thin-film microstrip transmission line.
Signal conductor
Upper groundplane
Thin upper dielectric
Thick base substrate
Figure 5.2: Cross section of a pseudo coplanar waveguide transmission line. Note the absence of a backside 
ground plane.
5.2 Practical design of the filters
Three stepped impedance lowpass filters with 3, 5 and 7 transmission line sections with the electrical parameters 
listed in Table 5.1 are developed using the Hibridas process employing two layers of metallisation. Thin-film 
microstrip transmission lines with 500 p,m wide signal conductors are used for the low impedance transmission 
line sections which have a characteristic impedance of approximately 7.6 Q at 20 GHz. Pseudo coplanar waveguide 
transmission lines with 20 pm  wide signal conductors and a 400 pm  wide slot in the ground plane are used for 
the high impedance transmission line sections which have a characteristic impedance of approximately 1 0 0  H at 
20 GHz. Signal conductors are located on layer C4 and the upper ground plane is located on layer C3.
Electrical lengths of the high impedance and low impedance transmission line sections are calculated using 
Equations 5.1 and 5.2 respectively, where Çk is the normalised element value, Zh the characteristic impedance of 
the high impedance transmission line sections, Zi the characteristic impedance of the low impedance transmission 
line sections, and Z q the system characteristic impedance (50 Cl for microwave). Table 5.2 lists the normalised 
element values, and the electrical and physical lengths for each transmission line section. Odd numbered sections
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are formed from low impedance transmission lines and even numbered sections are formed from high impedance 
transmission lines.
9kZçj
Zh (5.1)
Oi 9 k  Z i (5.2)
Table 5.1: Electrical parameters of the stepped impedance lowpass filters.
Filter type Chebyshev
Maximum passband ripple 0.5 dB
Cut-off frequency 20 GHz
Terminal impedances 50 n
Table 5,2: Required characteristic impedances, electrical lengths, and physical lengths for transmission 
line sections of the stepped impedance lowpass filters.
3 pole 5 pole 7 pole
Section 9k 6 I 9k e I 9k e I
1 1.5963 13.902° 2 1 2  pm 1.7058 14.856° 227 ^m 1.7372 15.129° 231 pm
2 1.0967 31.418° 428 pm 1.2296 35.225° 490 pm 1.2583 36.048° 503 pm
3 1.5963 13.902° 2 1 2  pm 2.5408 22.128° 337 pm 2.6381 22.975° 350 pm
4 1.2296 35.225° 490 pm 1.3444 38.514° 542 pm
5 1.7058 14.856° 227 pm 2.6381 22.975° 350 pm
6 1.2583 36.048° 503 pm
7 1.7372 15.129° 231 pm
Physical lengths of the transmission line sections are determined by optimisation of sections of thin-film mi­
crostrip and pseudo coplanar waveguide transmission lines for the required electrical length using Momentum. 
Simulation of the filters is performed using Momentum over a frequency range of 2 to 28 GHz with a frequency 
step of 250 MHz. Layer C4 of the substrate definition is defined as a strip conductor, and layer C3 is defined as a 
slot conductor which results in all metallisation on layer C3 being an infinite ground plane except where slots are 
cut in the ground plane under the signal conductors of the pseudo coplanar waveguide transmission lines.
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Figures 5.3 to 5.5 show the layouts of the stepped impedance lowpass filters complete with probe pads and 
Figures 5.6 to 5.8 show the layouts of the ground planes. The vias connecting layers C4 to C3 are clearly visible.
2 0 2 4 . 0  um
Figure 5.3: Layout of the stepped impedance lowpass filter with three transmission line sections.
2 9 3 1  . 0  um
Figure 5.4: Layout of the stepped impedance lowpass filter with five transmission line sections.
3 6 7 0 , 0  um
Figure 5.5: Layout of the stepped impedance lowpass filter with seven transmission line sections.
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2 0 2 4 . 0  um
Figure 5.6: Layout of the ground plane of the stepped impedance lowpass filter with three transmission line 
sections.
2 9 3 1  0 um
Figure 5.7: Layout of the ground plane of the stepped impedance lowpass filter with five transmission line 
sections.
3 8  7 0 . Q um
Figure 5.8: Layout of the ground plane of the stepped impedance lowpass filter with seven transmission line 
sections.
5.3 Results
Figures 5.9,5.11 and 5.13 show the EM simulated frequency responses of the stepped impedance lowpass fil­
ters with 3, 5 and 7 transmission line sections compared to the simulated frequency responses of ideal stepped 
impedance lowpass filters at schematic level in ADS. Figures 5.10,5.12 and 5.14 are close up views of the pass­
bands of Figures 5.9,5.11 and 5.13 respectively.
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Figure 5.9: EM simulated frequency response of the stepped impedance lowpass filter with three transmis­
sion line sections.
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Figure 5.10: A close up view  o f  the passband region o f  F igure 5.9.
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—  Sj, Ideal stepped impedance lowpass filter
Figure 5.11: EM simulated frequency response of the stepped impedance lowpass filter with five transmis­
sion line sections.
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Figure 5.12: A close up view  o f  the passband region o f  F igure 5.11.
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Figure 5.13: EM simulated frequency response of the stepped impedance lowpass filter with seven transmis­
sion line sections.
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Figure 5.14: A close up view  o f  the passband region o f  F igure 5.13.
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5.4 A discussion of the results
It is clearly noticeable that the frequency responses of the EM simulated filters very closely match the frequency 
responses of the ideal stepped impedance lowpass filters. A slight misalignment occurs between the poles of the 
EM simulated filters and the poles of the ideal stepped impedance lowpass filters which reduces with an increase 
in the number of filter sections. The insertion loss throughout the passband is low and increases with an increase 
in the number of transmission line sections. It must be remembered that the EM simulation engine in Momentum 
does not take into account losses caused by rough edges of metal structures, so the passband insertion loss for a 
practical filter will be greater. The insertion loss in the stopband increases with frequency as a result of frequency 
dependent metal losses.
5.5 Conclusion
1. Pseudo coplanar waveguide is a new and novel type of transmission line technology which is suitable for 
forming transmission lines with a high characteristic impedance that is compatible with circuits fabricated 
using thin-film microstrip transmission lines.
2. A combination of thin-film microstrip and pseudo coplanar waveguide transmission line sections offer the fa­
cility to create transmission lines covering a wider range of characteristic impedances on tlie same substrate 
than if only standard or thin-film microstiip transmission lines were used. This enables stepped impedance 
lowpass filters using alternating tliin-film microstrip and pseudo coplanar waveguide transmission line sec­
tions to have a frequency response more faithful to that of a lumped element filter.
3. Stepped impedance lowpass filters using the alternating thin-film microstrip and pseudo coplanar waveguide 
transmission line sections are easily designed and fabricated components which can be incorporated into any 
MIC or MMIC employing at least two levels of metallisation.
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6 Bandpass filters formed from quarter wavelength stubs and immittance 
inverters
Bandpass and bandstop filters capable of achieving a fractional bandwidth greater than 30% can be implemented 
using an alternating arrangement of quarter wavelength stubs and quarter wavelength transmission line sections 
as shown in Figures 6,1 and 6.2. The required number of stubs is equal to the order of the filter, or the number 
of LC resonators in its lumped element counterpart as shown in Figures 6.3 and 6.4. This filter configuration has 
been known about for over 40 years and is described in detail in [117, 116, Sec. 12.09], but is rarely used in 
practice as the bandstop variant requires stubs with very high characteristic impedances, and the bandpass filter 
requires stubs with very low characteristic impedances, both of which are difficult to fabricate using conventional 
microstrip transmission lines.
K  A /4 ---------- A /4------->1
A/4 A/4 A/4
Figure 6.1: A bandpass filter formed from alternating quarter wavelength short circuited shunt stubs and 
quarter wavelength transmission line sections.
K A /4 ---------- A /4------- >1
A/4 A/4 A/4
Figure 6.2: A bandstop filter formed from alternating quarter wavelength open circuited shunt stubs and 
quarter wavelength transmission line sections.
%
J
%J
Figure 6.3: Lumped element counterpart of the bandpass filter in Figure 6.1.
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H H
Figure 6.4: Lumped element counterpart of the bandstop filter in Figure 6.2.
A similar bandpass filter described in [118] uses either a pair of quarter wavelength short circuited stubs or 
a pair of half wavelength open circuited stubs instead of quarter wavelength short circuited stubs, which enables 
the characteristic impedances of the stubs to be increased to values which can be fabricated using conventional 
microstrip transmission lines.
A pair of bandpass filters using alternating quarter wavelength stubs and quarter wavelength transmission line 
sections connected as shown in Figure 6.5 have been used in television transmitters for combining the modulated 
audio and video signals before feeding them to the antenna [119]. Video signals are transmitted on a different 
carrier frequency to audio signals, so the combining unit is designed in a way that the passband of the filter 
connected to the video transmitter only accommodates the frequencies of the modulated video signal, and the 
passband of the filter connected to the audio transmitter only accommodates the frequencies of the modulated 
audio signal. This ingenious arrangement prevents the modulated audio signals from entering the video transmitter 
and the modulated video signals from entering the audio transmitter.
Soured
Ffcdcr
Aerial Feeder
To Aerial
¥1*10*1
Feeder
Vision
Feeder
Stubs
SKoriinj Element
Soufvd Feeder Stubi
S h o r t lo e  E lcm e n i
Figure 6.5: Television transmitter video and audio combining unit formed from a pair of bandpass filters. 
Diagram taken from [119].
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6.1 Design of the filter
A bandpass filter with three stubs is designed using the procedure in [117, 116, Sec. 12.09] with the electrical 
parameters listed in Tables 6.1 and 6.2. The passband centre frequency /o  is taken as the arithmetic mean of the 
two cut-off frequencies / i  and /g as the filter is formed entirely from distributed elements and consequently has a 
symmetrical passband about the centre frequency.
Table 6.1: Electrical parameters of the bandpass filter.
Filter type Chebyshev
Maximum passband ripple 0.5 dB
Bandwidth 8  GHz
Lower cut-off frequency 16 GHz
Upper cut-off frequency 24 GHz
Terminal chaiacteristic impedance 50 n
Table 6.2: Normalised element values for 3 pole Chebyshev filters with a 0.5 dB passband ripple.
Element number Element value
9 \ 1.5963
92 1.0967
9s 1.5963
The characteristic impedances of the quarter wavelength shunt stubs and the quarter wavelength tiansmission 
line sections are calculated using Equations 6 .1 to 6 . 6  which are the bandstop filter design equations described in 
[117,116, Sec. 12.09] modified for designing bandpass filters. These equations are claimed to be exact and derived 
from the use of Kuroda’s Identities on a lumped element low pass filter prototype. Figure 6 .6  shows the numbering 
notation for the stubs and transmission lines of the bandpass filter. Calculated characteristic impedances of the 
stubs and tiansmission lines aie listed in Table 6.3.
^3
^ 1 2
^23
“ (If
Za
Z a 92^
_ (
1 +  Affi 
1 +  Ag3
(6 .1)
(&%
(6.3)
(6.4)
(6.5)
(6.6)
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1 ^ 1 2 2^3_______ T
Zb
Figure 6.6: Numbering notation for the stubs and transmission lines of the bandpass filter.
Table 6.3: Required characteristic impedances of the stubs and transmission lines displayed to a precision
of 0.1 n.
Item Characteristic impedance
17.0 0
Zi2 32.9 0
Z2 17.8 0
^23 32.9 0
Zs 17.0 0
6.2 Results
Figure 6.7 shows the simulated frequency response of the bandpass filter at schematic level in ADS using the 
characteristic impedances listed in Table 6.3, compaied to the frequency response of an ideal Chebyshev filter 
with a 0.5 dB passband ripple. It is noticeable that the filter using quarter wavelength shunt stubs and quarter 
wavelength transmission line sections has a significantly broader passband than that of the ideal Chebyshev filter, 
and a greater passband ripple of approximately 1 dB. Therefore, it can be concluded that the design procedure in 
[117,116, Sec. 12.09] is unsuitable for designing bandpass filters with a frequency response that closely correlates 
to the frequency response of an ideal Chebyshev filter. An alternative design procedure makes use of the resonator 
reactance slope technique and immittance inverters.
6.3 Immittance Inverters
A number of electrical circuits exhibit an unusual property of making shunt admittances appear as series impedances 
or series impedances appear as shunt admittances. These circuits aie described as impedance inverters; admittance 
inverters; (ideal) quarter wave(length) sections; J inverters; K inverters; J sections; and K sections depending on 
the author and their application. The most fitting generic name for such components has to be immittance invert­
ers - where immittance is the contiaction of both impedance and admittance - as the same component is capable 
of inverting both impedances and admittances. Technically there is no difference between an impedance inverter 
and an admittance inverter. They are exactly the same circuit regardless of which name is used, except that an 
impedance inverter is given the symbol K (K inverter) and its value is quoted in ohms, whereas an admittance 
inverter is given the symbol J (J inverter) and its value is quoted in siemens. To convert an impedance inverter 
to an admittance inverter or vice versa, all one has to do is take the reciprocal of its value. Conventional practice
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14 15 16 17 18 19 20 21 22 23 24 25 26
Frequency (GHz)
—  S^j Ideal Chebyshev filter
—  Design equations
—  S jj Ideal Chebyshev filter
—  S jj Design equations
Figure 6.7: Simulated frequency response of the filter designed using the procedure in [116, Sec. 
12.09] and [117] compared to the frequency response of an ideal Chebyshev filter.
in circuit design and analysis is to use impedance inverters with series impedances and admittance inverters with 
shunt admittances. Further information about immittance inverters including details of the various lumped element 
and distributed element circuits that form immittance inverters can be found in the more advanced filter textbooks 
such as [120, 121, 116, Sec. 8.03].
A quarter wavelength transmission line can be used as an immittance inverter, and if a reactive component is 
sandwiched between two quarter wavelength transmission lines, it is perceived as its dual by the rest of the circuit 
it is connected to. For example, a shunt capacitor is seen as a series inductor; a shunt parallel LC resonant circuit 
is seen as a series LC resonant circuit; and an open circuited series stub is seen as a short circuited shunt stub as 
illustrated in Figures 6 .8  to 6.10.
L
=F CImmittance Inverter 1
Immittance 
Inverter 2
Figure 6.8: Immittance inverters make a shunt capacitor appear as a series inductor.
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Immittance 
Inverter 1 C
Immittance 
Inverter 2
L C
O  II--------- o
Figure 6.9; Immittance inverters convert a shunt parallel LC circuit into a series LC circuit.
Immittance 
Inverter 1
Immittance 
Inverter 2
Figure 6.10: Immittance inverters convert an open circuited series stub into a short circuited shunt stub.
The theory of operation of immittance inverters can be described by the use of ABCD matrices for each of the 
components involved.
The ABCD matiix of a quarter wavelength transmission line is
0
(6.7)
/
If a shunt admittance is sandwiched between two quarter wavelength transmission lines, the ABCD matrix cascade 
becomes
(6 .8)
where the product of the three mabices results in an ABCD matrix of the same form as that of a series impedance 
element which is
^  1 z  ' '
V°
A comparison of Equation 6 .8  with Equation 6.9 confirms that
(6.9)
(6.10)
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If the value of either the series impedance or the shunt admittance is known; by arbitrarily specifying the 
value of either the unknown series impedance or shunt admittance, or the characteristic impedance of the quarter 
wavelength transmission line, then the remaining variable can be calculated.
Bandpass filters in distributed element form consist of alternating short circuited shunt stubs and open circuited 
series stubs that are a quarter wavelength long at the passband centre frequency as shown in Figures 6 .11 and 6.14. 
Open circuited series stubs are almost impossible to fabricate in practice using microstrip transmission lines 
but can be converted into short circuited shunt stubs by using a pair of immittance inverters as shown in Fig­
ures 6.12 and 6.15. The layouts of the bandpass filters in microstrip form with immittance inverters formed from 
quarter wavelength transmission lines are shown in Figures 6.13 and 6.16.
Figure 6.11; Schematic of a third order bandpass filter using quarter wavelength stubs.
-'OTL ■'OTL
Immittance
Inverter
Immittance
Inverter
Figure 6.12: Immittance inverters convert the open circuited series stub into a short circuited shunt stub.
|<—  m — ^ |<—  )J4— >1
'OTL
m
01 ■02
'OTL
m
01
Figure 6.13: Layout of a third order bandpass filter with immittance inverters formed from quarter wave­
length transmission lines.
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Figure 6.14; Schematic of a fifth order bandpass filter using quarter wavelength stubs.
-'OTL
Immittance Immittance 
Inverter
Immittance 
Inverter
Immittance 
InverterInverter
Figure 6.15; Two pairs of immittance inverters are required to convert both open circuited series stubs into 
short circuited shunt stubs.
________  -^----A/4----- >1  A/4---- ->1 |(------7J4---- >1 |<-------y 4---->|
'O T L 'O T L 'O T L
X/4
01 ■02 03 02
'O T L
01
Figure 6.16; Layout of a fifth order bandpass filter with immittance inverters formed from quarter wave­
length transmission lines.
Equation 6 .11 is used to calculate the value of the characteristic admittance of the short circuited shunt stub, 
yoshu from the characteristic impedance of the open circuited series stub, ^oser and the characteristic impedance 
of the quarter wavelength transmission lines used as immittance inverters, Z q tl-
Zoshu — ■'Oser (6 .11)
( Z o t l )
The values of Yoshu and Z qtl can be chosen arbitrarily but in practical designs it is desirable that the character­
istic impedance of the quarter wavelength transmission lines are set equal to the terminal characteristic impedance 
in order to reduce the discontinuities at the outermost T-junctions.
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6.4 The reactance slope technique
Open circuited or short circuited shunt stubs that are a quarter wavelength long at the desired frequency of operation 
approximate scries or parallel LC tuned circuits with one grounded terminal close to their resonant frequencies as 
shown in Figure 6.17.
o-
m
/ \
m
%
J
Figure 6.17: Quarter wavelength shunt stubs and their equivalent LC tuned circuits.
A traditional and widely used design method for distributed element filters is to first create a lumped element 
prototype filter from the normalised element values, then use the values of the inductors and capacitors from the 
lumped element prototype filter to calculate the values of the components of the distributed element filter. This is 
a poor practice to use because the frequency response of a lumped element bandpass filter is asymmetrical about 
the centre frequency, whereas the frequency responses of both an ideal bandpass filter and a distributed element 
bandpass filter are symmetrical about the centre frequency. A distributed element filter based on a lumped element 
prototype will have a distorted passband where the poles fail to line up with the poles from the frequency response 
of an ideal bandpass filter.
A powerful and elegant method of calculating the required characteristic impedances and admittances of the 
stubs directly from the normalised element values makes use of the reactance slope for a series resonator and the 
susceptance slope for a shunt resonator. This little known technique^ was first described in [122] and is included 
in an undergraduate course on filters at the University of SuiTey [123].
The relationship between the normalised element value and the gradient of the susceptance slope of a shunt 
resonator is described in Equation 6 .12, and the relationship between the normalised element value and the gradient 
of the reactance slope of a series resonator is described in Equation 6.13, where Z q is the system characteristic 
impedance (50 ÇL for microwave), is the passband upper cut-off frequency, wq is the passband centre frequency, 
and Qk is the normalised element value for the resonator k.
9k _  d B
Zo ~  dw (6.12)
QuZ q — d Xdw (6.13)
^Judging from the lack o f  literature which makes use o f  it.
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A bandpass filter employs short circuited shunt stubs with a susceptance given in Equation 6.14 and open
circuited series stubs with a reactance given in Equation 6.15, where Ybs and %os are the stub characteristic admit­
tance and impedance respectively, and 0 is the electrical length of the stub in terms of the frequency of operation
U).
B  =  —Yoscot^ (6.14)
X  = —Zos^otO  (6.15)
The passband centre frequency wo is defined as
2 wo
Substituting Equations 6.14 and 6.15 into Equations 6.12 and 6.13 results in
(6.16)
for short circuit shunt stubs
PkZQ = Z qs^ ^  (6.18)ZOJQ
for open circuit series stubs
Equations 6.17 and 6.18 enable the characteristic admittances and impedances of the stubs to be directly cal­
culated from the normalised element values.
A bandstop filter employs open circuited shunt stubs with a reactance given by Equation 6.19 and short circuited 
series stubs with a susceptance given by Equation 6.20.
X  =  —%0g cot ^ (6.19)
B  — - lo s c o t^  (6.20)
Substituting Equations 6.19 and 6.20 into Equations 6.13 and 6.12 results in
gkZo  —  Z qs~ —  ( 6 .21)
for open circuit shunt stubs
2u)q
~ = Y o , ^  (6.22)Z q 2 u>o
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for short circuit series stubs
Equations 6.21 and 6,22 enable the chaiacteristic admittances and impedances of the stubs to be directly cal­
culated from the normalised element values.
6.5 Tables of calculated characteristic impedances for bandpass filters
Bandpass filters with three and five stubs are designed using the resonator reactance slope technique with the 
electrical parameters listed in Tables 6.1 and 6.4. Immittance inverters are formed from 50 Q quarter wavelength 
transmission lines. Characteristic impedances of the stubs aie listed in Table 6.5, where the stubs and transmission 
line sections are numbered from left to right using the layouts in Figures 6.13 and 6.16.
Table 6.4; Normalised element values for 3 pole and 5 pole Chebyshev filters with a 0.5 dB passband ripple.
Element number 3 pole filter element value 5 pole filter element value
91 1.5963 1.7058
92 1.0967 1.2296
93 1.5963 2.5408
94 1.2296
95 1.7058
Table 6.5: Calculated characteristic impedances of the stubs displayed to a precision of 0.1 Ü.
Stub number Characteristic impedance Stub number Characteristic impedance
1 9.84 n 1 9.21 n
2 14.32 n 2 12.78 0
3 9.84 0 3 6.18 0
4 12.78 0
5 9.21 0
6.6 Frequency response of the bandpass filters
Bandpass filters with three and five stubs using the characteristic impedances listed in Table 6.5 are designed at 
schematic level in ADS. Figures 6.18 and 6.20 show the simulated frequency responses of the filters using 50 O 
quarter wavelength transmission lines as immittance inverters compaied to the simulated frequency responses of 
identical filters using ideal frequency independent immittance inverters. Figures 6.19 and 6.21 are close up views 
of the passbands of Figures 6.18 and 6.20 respectively.
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-10 -20
c/2
-25
-15 -30
-35
-20 -40
Frequency (GHz)
COT3
C/2
—  S^j Ideal immittance inverters
—  S^j Quarter wavelength TL immittance inverters
—  S jj Ideal immittance inverters
—  S jj Quarter wavelength TL immittance inverters
Figure 6.18: Simulated frequency response of the bandpass filter with three stubs.
QQ"O
C /2
0
-0.25
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-0.75
16 17 18 19 20 2115 22 23 24 25
Frequency (GHz)
—  Ideal immittance inverters
—  Quarter wavelength TL immittance inverters
F igure 6.19: A close up view  o f  the passband region o f  F igure 6.18.
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14 15 16 17 18 19 20 21 22 23 24 25 26
Frequency (GHz)
—  S^j Ideal immittance inverters
—  Quarter wavelength TL immittance inverters
—  S jj Ideal immittance inverters
—  S jj Quarter wavelength TL immittance inverters
Figure 6.20: Simulated frequency response of the bandpass filter with five stubs.
-0.25
T 3
_  -0.5
-0.75
Frequency (GHz)
—  Ideal immittance inverters
—  Quarter wavelength TL immittance inverters
Figure 6.21: A close up view of the passband region of Figure 6.20.
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6.7 A discussion of the results
From Figures 6.18 and 6.20 it can clearly be seen that the passbands of the filters using immittance inverters 
formed from quarter wavelength transmission lines aie significantly narrower than the passbands of the filters 
using ideal frequency independent immittance inverters which results from the frequency dependent property of a 
transmission line used as an immittance inverter. A transmission line only functions as a perfect immittance inverter 
at the frequency where it is a quarter wavelength long, and its effectiveness as an immittance inverter reduces when 
the signal frequency diverges away from the frequency where tlie tiansmission line is a quarter wavelength long. 
Therefore, a method of counteracting the passband contraction caused by the frequency dependent immittance 
inverters is required is usable filters are to be realised. A suitable method was developed at the University of 
Surrey during the 1990s [124] and is described in Chapter 6 .8 .
6.8 A method of counteracting the passband contraction
The ABCD matrix of a lossless transmission line is defined as
^ cos# jZ osinû  ^
J smt 
\  Zo cos#
(6.23)
which is the product of three ABCD matrices
1
- J
0 jZosin# 
3
Z q tan # /  V Zo sin #
representing the circuit in Figure 6.22.
0
1
~3
J \  Z q tan #
cos# 
j  sin #V Zo
jZosin#
cos#
(6.24)
Zq sin 0
Immittance
Inverter
Figure 6.22: The equivalent circuit of a length of lossless transmission line.
Inversing the circuit parameters in Figure 6.22 produces the circuit in Figure 6.23. Replacing the immittance 
inverters formed from quarter wavelength tiansmission lines in a bandpass filter by the circuit in Figure 6.23 will 
counteract the passband decontraction.
The negative characteristic impedances of the decontraction stubs in Figure 6.23 are absorbed into the existing 
filter stubs as shown in Figure 6.24, and the tiansmission line section in Figure 6.23 is replaced with a quarter
wavelength tiansmission line with a characteristic impedance of Z q = Z qtlSllK . The schematic of a third order
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ZOTL
sin 6
Figure 6.23; The schematic of an (almost) frequency independent immittance inverter.
bandpass filter with a “deconti-acted” passband is shown in Figure 6,24.
^OTL
s i n  6
-^ OTL 
s i n  6
^OTL
s i n  6
'^ OTL 
s i n  6
Figure 6.24: The schematic of a third order bandpass filter using the (almost) frequency independent im­
mittance inverters.
, The value of Ô is set to somewhere between that of the passband centre (90°) and the passband edge, depending 
on whether tlie frequency response of the filter with a "deconti acted" passband is to correspond more closely to the 
frequency response of a filter using ideal frequency independent immittance inverters towards the passband centre, 
or towar ds the passband edge. A value of 75° appeal’s to produce the best overall performance.
Performing the passband decontraction operation reduces the chaiacteristic impedance of the transmission 
lines used as immittance inverters. In practice it is desirable that the characteristic impedance of the transmission 
lines used as immittance inverters are set equal to the terminal chaiacteristic impedance in order to reduce the 
discontinuities at the outermost T-junctions. Setting Z qtl in Equation 6.11 to Z q sin 0 Ü  results in the character­
istic impedance of the tiansmission lines used as immittance inverters being equal to the terminal characteristic 
impedance Z q after the passband decontraction operation is performed.
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6.9 Tables of calculated characteristic impedances for bandpass filters with “decontracted’’
passbands
Bandpass filters with three and five stubs are designed using the reactance slope technique with the electrical 
parameters listed in Tables 6.1 and 6.2. The passbands are decontracted using the method in Chapter 6 .8  with 
6 =  75°. Immittance inverters of the filters after the passband decontraction operation are formed from 50 f l  
quarter wavelength transmission lines. Characteristic impedances of the stubs of the “decontracted” filters are 
listed in Table 6 .6 , where the stubs and transmission line sections are numbered from left to right using the layouts 
in Figures 6.13 and 6.16.
Table 6.6; Required characteristic impedances of the stubs displayed to a precision of 0 .10 .
Stub number Characteristic impedance Stub number Characteristic impedance
1 12.44 1 11.38 a
2 27.61 n 2 23.54 0
3 12.44 Ü 3 8.31 0
4 23.54 0
5 11.38 0
6.10 Frequency response of the bandpass filters with “decontracted” passbands
Bandpass filters with three and five stubs using the characteristic impedances listed in Table 6 .6  are designed at 
schematic level in ADS. Figures 6.25 and 6.27 show the simulated frequency responses of the filters using 50 Q, 
quarter wavelength transmission lines as immittance inverters compared to the simulated frequency responses of 
the filters using ideal frequency independent immittance inverters. Figures 6.26 and 6.28 are close up views of the 
passbands of Figures 6.25 and 6.27 respectively.
It is clearly noticeable that the frequency responses of the bandpass filters with “decontracted” passbands very 
closely match the frequency responses of the filters using ideal frequency independent immittance inverters.
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—  Ideal immittance inverters
—  Quarter wavelength TL immittance inverters
—  S jj Ideal immittance inverters
—  S jj Quarter wavelength TL immittance inverters
Figure 6.25: Simulated frequency response of the “decontracted” bandpass filter with three stubs.
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—  Ideal immittance inverters
—  Quarter wavelength TL immittance inverters
Figure 6.26: A close up view  o f  the passband region o f  F igure 6.25.
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Frequency (GHz)
—  Ideal immittance inverters
—  S^j Quarter wavelength TL immittance inverters
—  Ideal immittance inverters
—  S Quarter wavelength TL immittance inverters
Figure 6.27: Simulated frequency response of the “decontracted” bandpass filter with five stubs.
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Figure 6.28: A close up view  o f  the passband region o f  F igure 6.27.
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6.11 T-junctions
A rather tricky problem in filter synthesis is dealing with the discontinuity caused by the T-junctions. A T-junction 
used in a stub filter must satisfy two criteria:-
1. Present the minimum possible discontinuity to signals flowing between the three branch lines by offering a 
low relection coefficient.
2. Have cleaiiy located reference planes which aie defined as the position that corresponds to the electrical 
centre of the T-junction.
It is essential that the exact locations of the T-junction reference planes aie identified as they determine the true 
electrical length of the stubs and immittance inverters. Failure to identify the location of the reference planes 
will result in the electrical lengths of the stubs and immittance inverters being incorrect which will degrade the 
performance of the filter.
A conventional microstrip T-junction has reference planes located within the T-junction as shown by the dashed 
lines in Figure 6.29. Identifying the precise location of the reference planes with respect to the physical centre of 
the T-junction, then subtracting the distance between the reference planes and the physical centre of the T-junction 
from the physical length of the stubs and immittance inverters will ensure that their electrical lengtli is correct. It 
appears that there has been only one investigation into determining the precise location of the reference planes of 
a conventional microstrip T-junction [125], resulting in set of formulae for calculating the location of the reference 
planes from the physical parameters of the T-junction. These formulae are also duplicated in [115, Ch. 7.10]. 
Further investigations [115, Ch. 7.10] have identified that the formulae become inaccurate above approximately 
17 GHz, so are unsuitable for bandpass filters with a centre frequency of 20 GHz and an upper cut-off frequency 
of 24 GHz.
Figure 6.29: Reference planes for a conventional microstrip T-junction.
A widely used method of compensating a T-junction for minimum mismatch and reflection is by incorporating a 
notch into it opposite the branch line as shown in Figure 6.30, which has the effect of reducing junction capacitance 
due to a reduction in the area of the metallisation at the junction. The exact size and shape of the notch required 
can be determined from a current density plot produced by EM simulation of a T-junction.
148
Chapter 6 Bandpass filters formed from quarter wavelength stubs and immittance inverters
Figure 6.30: A compensated microstrip T-junction incorporating a notch.
A highly novel compensated microstrip T-junction developed for use in a branchline coupler with the intent of 
presenting equal phase shifts to signals travelling between each transmission line appeared in an article published 
in the late 1970s [126]. My own experience with these T-junctions in bandpass filters has been unsuccessful^ as 
they result in EM simulated frequency responses that are poorer than the frequency responses of identical bandpass 
filters using notch compensated T-junctions.
Due to the lack of suitable formulae for calculating the precise location of the reference planes of a conventional 
microstrip T-junction, and the unsuitability of other compensated T-junctions, a rather novel T-junction (which to 
the best of my knowledge has never been published before) was developed from first principles with a layout shown 
in Figure 6.31. The locations of the clearly defined reference planes are shown in Figure 6.32.
Figure 6.31: Layout of a new T-junction developed from first principles. The upper section is formed from 
four circular arcs with an angle of 45°, a radius of 120 pm , and a trace width of 22 pm .
Figure 6.32: Locations of the reference planes of the new T-junction from Figure 6.31.
This new T-junction is not absolutely perfect because capacitive coupling occurs between the two upper branch 
lines and the lower branch line as shown in Figure 6.33 that increases as the upper branch lines approaches the 
point where it connects with the lower branch line. Further investigations are required to determine whether this 
capacitive coupling significantly shifts the reference planes away from the positions shown in Figure 6.32.
*The apparent lack o f references to the article possibly implies that only its author has had any real success with this design o f compensated 
T-junction.
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Figure 6.33: The two upper branch lines are capacilively coupled to the lower branch line.
Evaluation of the new T-junction is carried by comparing the EM simulated frequency response of a bandpass 
filter employing the new T-junctions with the EM simulated frequency response of an identical filter using notch 
compensated T-junctions. The reference plane of the notch compensated T-junctions is arbitrarily located at the 
midpoint of the bottom of the notch.
6.12 Practical design of the filter
The bandpass filters with three and five stubs are developed using the Hibridas process employing two layers of 
metallisation. Layer C4 is used for the signal conductors, and layer C3 is used as the ground plane. The quarter 
wavelength stubs and immittance inverters are formed from thin-film microstrip transmission lines with a cross 
section shown in Figure 6.34. Thin-film microstrip enables the fabrication of transmission lines with very low 
characteristic impedances which are required for the stubs.
Signal conductor
Thin upper dielectric 
Thick base substrate
Upper groundplane
Figure 6.34: A cross section of a thin-film microstrip transmission line.
The required widths of the transmission lines used for the quarter wavelength stubs and the immittance in­
verters are determined by optimisation using Momentum. A length of transmission line with an arbitrary width 
is terminated with two ports with impedances equal to the desired characteristic impedance of the transmission 
line. The width of the transmission line is then optimised to produce the minimum reflection coefficient. When the 
width that produces the minimum reflection coefficient is determined, then the transmission line has a characteristic 
impedance equal to the port impedances.
Immittance inverters are formed from a straight transmission line sandwiched between two curved transmission 
lines from the compensated T-junctions as shown in Figure 6.35. The required length of the immittance inverters 
is determined by optimisation using Momentum. The unconnected ends of the curved transmission lines are
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terminated with two ports with impedances equal to the characteristic impedance of the transmission line, and 
the length of the straight transmission line is optimised to produce an S 21 phase of 90° at the passband centre 
frequency.
Figure 6.35: Layout of an immittance inverter.
The stubs consist of a length of microstrip transmission line on layer C4 connected at their lower end to the 
upper ground plane on layer C3 using rectangular via. The vias are made as wide as the stubs themselves minus 
a 10 pm  undercut on each side. Figure 6.36 is a current density plot produced using Sonnet of the via end of 
a stub which confirms that almost all of the current flows to ground on edge of the via closest to the stub. The 
required physical lengths of the stubs are determined by optimisation using Momentum. The upper end of a stub is 
terminated with a port with an impedance equal to the characteristic impedance of the stub, and the physical length 
of the the stub is optimised to produce an S n  phase of 90° at the passband centre frequency. Slightly different 
physical lengths are required for stubs with different characteristic impedances.
Figure 6.36: EM simulated current density plot using Sonnet of a via to ground at the lower end of a stub.
Figures 6.37 and 6.38 are the layouts of the bandpass filters with three and five stubs complete with probe pads. 
The vias connecting layers C4 to C3 are clearly visible.
EM simulation of the filters is performed using Momentum over a frequency range of 14 to 26 GHz with a 
frequency step of 250 MHz. Layer C4 of the substrate definition is defined as a strip conductor, and layer C3 is 
defined as a slot conductor which results in all metallisation on layer C3 being an infinite ground plane.
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Figure 6.37: Layout of the bandpass filter with three stubs.
Figure 6.38: Layout of the bandpass filter with five stubs.
6.13 Parasitics affecting the performance of the filter
The design procedure used is rather simplistic and does not take into account parasitics which affect the perfor­
mance of the filter. The most prominent parasitics are:-
1. EM coupling between stubs.
2. The characteristic impedance of the stubs and immittance inverters varying with frequency. This problem in 
terms of percentage variation from the nominal is more acute with the 50 ft transmission lines used for the 
immittance inverters.
3. The inductances of the via posts. The simulation engines in both Momentum and Sonnet is of the 2.5D 
variety which does not model currents in vias between metal strip layers but simply uses vias as a means of 
connecting metal strip layers together. As a consequence, it is difficult to determine the inductance of the 
vias and their effect on a real world filter.
4. The insertion loss of the stubs and immittance inverters increasing with frequency which results in an in­
crease in the filter insertion loss with frequency.
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6.14 EM simulated results
Figures 6.39 and 6.41 show the EM simulated frequency responses of the bandpass filters with three and five stubs 
from Figures 6.37 and 6.38, compared to the simulated frequency responses of the “decontracted” bandpass filters 
using 50 fl  quarter wavelength transmission lines as immittance inverters. Figures 6.40 and 6.42 are close up views 
of the passbands of Figures 6.39 and 6.41 respectively.
Figures 6.43 and 6.44 show the EM simulated frequency responses of bandpass filters employing the new 
T-junctions, compared to the EM simulated frequency responses of identical filters using notch compensated T- 
junctions.
-10
-15OQ•O
-20
-25
-30
-35
-12 -40
Frequency (GHz)
COT3
C /3
—  S^j EM simulated filter
—  S^j Quarter wavelength TL immittance inverters
—  Sjj EM simulated filter
—  Sjj Quarter wavelength TL immittance inverters
Figure 6.39: EM simulated frequency response of the bandpass filter with three stubs.
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—  S,, EM simulated filter21
—  Quarter wavelength TL immittance inverters
Figure 6.40: A close up view of the passband region of Figure 6.39.
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—  S^j EM simulated filter
—  Quarter wavelength TL immittance inverters
—  Sjj EM simulated filter
—  Sjj Quarter wavelength TL immittance inverters
F igure 6.41: EM  sim ulated  frequency response o f  the bandpass filter w ith five stubs.
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Figure 6.42: A close up view of the passband region of Figure 6.41.
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—  EM simulated filter - new T-junction
—  S.,j EM simulated filter - notch compensated T-junction
—  S^j Quarter wavelength TL immittance inverters
Figure 6.43: EM simulated frequency response of the bandpass filter with three stubs using notch compen­
sated T-junctions.
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Figure 6.44: EM simulated frequency response of the bandpass filter with five stubs using notch compen­
sated T-junctions.
6.15 A discussion of the results of the EM simulated filter
It is clearly noticeable that the frequency responses of the EM simulated filters very closely match the frequency 
responses of the filters with “decontracted” passbands. The insertion loss throughout the passband is low and 
increases with frequency both as a result of frequency dependent metal losses, and the increasing characteristic 
impedance of the stubs and immittance inverters. It must be remembered that the EM simulation engine in Mo­
mentum does not take into account losses caused by rough edges of metal structures, so the passband insertion 
loss for a practical filter will be greater. The frequency responses of the filters employing the new T-junctions 
show a closer correlation to the frequency response of the filters with “decontracted” passbands than the frequency 
responses of the filters using notch compensated T-junctions do.
6.16 Conclusion
1. Thin-film microstrip enables the easy fabrication of transmission lines with very low characteristic impedances 
and is an excellent medium for the fabrication of bandpass filters with quarter wavelength stubs and quarter 
wavelength transmission line sections. Such filters are easily incorporated into any MIC or MMIC employ­
ing one layer of metallisation in addition to an upper ground plane.
2. The design procedure in [117, 116, Sec. 12.09], developed for bandstop filters is unsuitable for designing 
bandpass filters as it produces filters with a significantly wider passband than that of an ideal filter with the 
same specified bandwidth.
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3. It is bad practice to design distributed element filters by creating a lumped element filter prototype from the 
normalised element values, then using the values of the inductors and capacitors from the lumped element 
prototype filter to calculate the values of the components of the distributed element filter. This is because 
the frequency response of a lumped element bandpass filter is asymmetrical about the centre frequency, 
whereas the frequency responses of both an ideal bandpass filter and a distributed element bandpass filter 
are symmetrical about the centre frequency. A distiibuted element filter based on a lumped element prototype 
will have a distorted passband where the poles fail to line up with the poles from the frequency response of 
an ideal bandpass filter.
4. The reactance slope technique is a powerful and elegant method of calculating the required characteristic 
impedances and admittances of the stubs directly from the normalised element values, and should be used 
wherever possible when designing distributed element filters involving open circuited or short circuited 
quarter wavelength stubs.
5. Immittance inverters formed from quarter wavelength transmission lines are frequency dependent circuit 
elements which only function as perfect immittance inverters at the frequency where the transmission line is 
a quarter wavelength long. The effectiveness of a transmission line as an immittance inverter is reduces when 
the signal frequency diverges away from the frequency where the transmission line is a quarter wavelength 
long.
6 . The frequency dependent property of immittance inverters formed from quarter wavelength transmission 
lines results in contr acted passbands. If the bandpass filters are to be usable in practice then a method of 
counteracting the passband contraction caused by the frequency dependent immittance inverters is required. 
A suitable decontraction method was developed at the University of Surrey [124].
7. A new microstrip T-junction was developed from first principles with clearly defined reference planes. An 
additional advantage of the new T-junction over conventional T-junctions is that the reference planes are 
determined by inspection, therefore eliminating the need to adjust the length of the stubs and immittance 
inverters to compensate for the internal electrical length of the T-junction. Judging from the excellent match 
between the frequency response of the EM simulated filters and the filters simulated at schematic level, then 
it can be concluded that the new T-junction fulfils its purpose and is highly suited for use in stub filters.
8 . The design procedure using the reactance slope technique followed by the immittance inverter decontrac­
tion operation is a valid method of designing bandpass filters using quarter wavelength stubs and quarter 
wavelength transmission lines with frequency responses that closely match the frequency responses of ideal 
bandpass filters.
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1 Multilayer balanced transmission lines
Microstrip transmission lines for use with single-ended (unbalanced signals) is a well researched topic and count­
less papers have been published on the subject. In contrast, much less information about balanced transmission 
lines appears to have been published regardless of the physical form of the transmission line. An excellent and 
comprehensive book about microstrip [115] focuses almost exclusively on transmission lines for single-ended 
signals with balanced transmission lines given only a very brief and superficial coverage in Section 6.11.
Balanced transmission lines are most commonly used to convey low to medium frequency signals in audio, sen­
sor, and datacommunications systems where signal integrity and a high immunity to interference is of paramount 
importance but have also been used for many decades to convey RF signals. The two most common examples are 
open two-wire transmission lines (ladder line) used as feeds to dipole antennas, and shielded twin pair (twin-axial) 
cables used in high capacity frequency division multiplexed circuits between telephone exchanges. An early article 
about twin-axial cables dates from 1936 [127] and describes cables with circular and oval cross sections as shown 
in Figures 7.1 and 7.2, and an uncoupled co-axial pair cable with a cross section shown in Figure 7.3.
Very little research into balanced transmission lines suitable for incorporating into a MIC or MMIC has been 
carried out by the microwave and RF communities judging from the lack of published literature on the subject. 
In recent years the speed of digital systems has increased tremendously with clock signals and data transmission 
rates at low GHz frequencies now commonplace. High speed clock signals and serial data are often conveyed as 
differential mode signals rather than single-ended signals in order to achieve better immunity to EMI and crosstalk 
coupled noise. An increase in signal speed has forced PCB designers to model PCB traces as transmission lines 
rather than simply as conductors. Therefore, much of the research and development of balanced transmission 
lines in a planar form has been undertaken by the PCB community rather than the RF and microwave community. 
As a consequence, published information is found in textbooks and journals about PCBs and high speed digital 
systems as opposed to RF and microwave electronics. A number of articles detailing design rules for laying out 
balanced transmission lines for high speed digital signals on PCBs have been published in PCB industry trade 
journals [128, 129, 130, 131, 132], and much of this information is applicable for balanced transmission lines used 
for microwave signals fabricated on MICs and MMICs.
Figure 7.1: A  tw in-axial cable w ith  a circular cross section.
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Figure 7.2: A twin-axial cable with an oval cross section.
Figure 7.3: A pair of co axial cables with the two cores uncoupled from one another.
7.1 The structure of balanced transmission lines
Balanced transmission lines are two or three conductor structures with the first two conductors carrying the supply 
and return signals, and the optional third conductor being a ground conductor used either as a cable shield, or as a 
ground plane in a PCB or microstrip substrate. Commonly encountered examples of balanced transmission lines 
without a ground conductor are unshielded twisted pair (UTP) used for data communications; ladder line used as a 
feed for dipole antennas [133]; the flat “figure of 8 ” two wire transmission line used for radio and television receiv­
ing antennas in the VHP bands as shown in Figure 7.4; and parallel coupled PCB traces or microstrip transmission 
lines with no ground plane. Commonly encountered examples of balanced transmission lines with a ground con­
ductor are shielded twisted pair (STP) used for data communications, sensor, and audio applications; twin cored 
co-axial (twin-axial) cable as shown in Figure 7.5; and parallel coupled PCB traces or microstrip transmission lines 
with a ground plane.
Figure 7.4: F lat “figure o f 8” tw o w ire transm ission line.
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Figure 7.5: Twin-axial cable.
Figures 7.6 to 7.14 show cross sectional diagrams of various balanced transmission line structures suitable 
for incorporating into multilayer MICs or MMICs. The location of the virtual ground plane formed when the 
transmission line is driven in its odd-mode by conveying a differential mode signal is clearly highlighted. The 
structure of the transmission lines in Figures 7.13 and 7.14 closely resembles a transmission line from a MMIC 
patent [134], although no mention is made in the patent about using this structure as a balanced transmission line.
VGP
±
Figure 7.6: Edge coupled microstrip with a ground plane. A quasi TEM transmission line.
VGP
Figure 7.7: Edge coupled microstrip without a ground plane. A quasi TEM transmission line
VGP
F igure 7.8: B roadside coupled m icrostrip  w ithout a ground plane. A quasi TEM  transm ission  line.
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Figure 7.9: Edge coupled stripline with a ground plane. A TEM transmission line.
riHiiwiHi
+
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Figure 7.10: Broadside coupled stripline with a ground plane. A TEM transmission line.
+
Figure 7.11: A Multilayer structure where the signal conductors divided using a ground plane. The virtual 
ground plane has been replaced with a real permanent ground plane. A quasi TEM transmission line.
Figure 7.12: The same structure as Figure 7.11 with the addition of a dielectric overlay. Theoretically a 
TEM transmission line.
7.2 Theory of operation of balanced transmission lines
A balanced transmission line with a ground conductor simultaneously supports two distinct modes of propagation 
referred to as the even-mode and the odd-mode. The even-mode is defined by the voltages on each signal conductor 
being equal in magnitude with respect to ground and in phase with each other. The odd-mode is defined by the 
voltages on each signal conductor being equal in magnitude with respect to ground and 180° out of phase with 
each other. Each of the two modes of propagation have their own characteristic impedance, propagation constant,
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r
Figure 7.13: The same structure as Figure 7.11 with a slot in the ground plane enabling EM coupling 
between the two signal conductors. A quasi TEM transmission line.
Figure 7.14: The same structure as Figure 7.13 with the addition of a dielectric overlay. Theoretically a 
TEM transmission line.
and effective dielectric constant. The signal that drives a balanced transmission line in the even-mode excites each 
signal conductor with equal voltages and is termed a common signal or a common mode signal, and the signal that 
drives a balanced transmission line in the odd-mode excites each signal conductor with complementary voltages 
and is termed a differential signal or a differential mode signal
A differential mode signal propagates out on one signal conductor and returns on the other signal conductor. If 
the two signal conductors are arranged in a way that permits EM coupling between them, a voltage null or a virtual 
ground plane is established half way between the two signal conductors which enables a balanced transmission line 
without a ground conductor to successfully convey a differential mode signal. Replacing the virtual ground plane 
with a real ground plane in the form of a grounded sheet of lossless material will have no effect on the differential 
mode signal conveyed by the transmission line. In most situations the differential mode signal is the wanted signal 
that conveys information.
A common mode signal propagates out on both signal conductors and returns via the ground conductor. If 
the two signal conductors are arranged in a way that permits EM coupling between them, a magnetic wall is 
established half way between the two signal conductors. Theoretically a balanced transmission line without a 
ground conductor is incapable of supporting the even-mode of propagation at RF frequencies, which implies that 
it cannot convey a common mode signal. In practice, a balanced transmission line without a ground conductor 
will convey a common mode signal as grounded structures in the vicinity of the transmission line will function as 
the ground conductor. Common mode signals are usually parasitic and arise from one or more of the following 
sources;-
’ Strictly speaking, there is no such thing as differential mode and common mode [135]. There is only odd-mode, even-mode, differential 
signals, differential driving, differential characteristic impedance, common signals, common driving, and common characteristic impedance. 
The terms differential mode and common mode will be used in this thesis as they are accepted terminology by much of the electronics 
community.
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1. EMI coupled equally to both signal conductors.
2. Produced by tlie signal source. Usually the signal source outputs a differential mode signal but in practice 
this will be contaminated with a smaller common mode signal.
3. Generated from the differential mode signal within the transmission line by differential mode to common 
mode conversion.
In many areas of applied electronics, alternative terms listed in Table 7.1 are used instead of differential mode and 
common mode.
Table 7.1: Alternative term s for differential mode and common mode.
Differential mode Common mode
Balanced Unbalanced
Transverse component Longitudinal component
Metallic To ground
Push-pull Push-push
Transmission line mode Ferrite mode
Normal mode Conventional mode
Primary mode Secondary mode
When a balanced transmission line conveys both a common mode and a differential mode signal simulta­
neously, the voltages of each signal conductor are unequal in magnitude with respect to ground, and the phase 
difference between the voltages on each signal conductor ai'e somewhere between 0° and 180°. Let the voltage of 
signal conductor I with respect to ground be vi; the voltage of signal conductor 2 with respect to ground be V2 ; 
the current flowing in conductor 1 be and the current flowing in conductor 2  be 2 2 -
The differential mode voltage is the difference between the voltages of the two signal conductors
Vd — Vi — V2 (7.1)
The common mode voltage is the average voltage of the two signal conductors
■Ul + V2 (7.2)
The differential mode current is half the difference of the currents flowing in the two signal conductors
«1 -  Î2 (7.3)
The common mode current is the total current flowing in the two signal conductors
%c=%l+ i2
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The even-mode chai'acteristic impedance, Zoe is the characteristic impedance measured between a signal con­
ductor and ground when the transmission line is driven in the even-mode. The common mode characteristic 
impedance, Z qc is the characteristic impedance seen by a common mode signal, and is half the even-mode char­
acteristic impedance as the common voltage is equal to the voltage on both signal conductors, and the common 
current is equal to twice the current flowing in either signal conductor.
Zoe V2
The odd-mode characteristic impedance, Z q^  is the characteristic impedance measured between a signal con­
ductor and ground when the transmission line is driven in the odd-mode. The differential mode characteristic 
impedance, Zod is the characteristic impedance seen by a differential mode signal, and is twice the odd-mode 
characteristic impedance as the differential mode voltage is twice the voltage on either signal conductor, and the 
differential mode current is equal to the current flowing in either signal conductor.
Zod ~  ^ Z qo = 2 ^ 1h
2V2
i2
7.3 Circuit representation of a balanced transmission line
Figure 7.15 shows a lumped-element equivalent circuit of a short segment of a lossless balanced transmission line 
with a ground conductor. The two signal conductors each have a self inductance per unit length (L i and L 2 ), and 
a capacitance to ground per unit length (Ci and C2 ). If the two signal conductors are located in close proximity 
to each other - which is the case with practical balanced transmission lines - then the electric and magnetic fields 
surrounding each signal conductor interact with each other which results in a mutual capacitance per unit length 
{Cm), and a mutual inductance per unit length {Lm) between the two signal conductors.
L,
4 = c
Figure 7.15; Lumped-element equivalent circuit of a short segment of a lossless balanced transmission line 
with a ground conductor.
Figure 7.16 shows a lumped-element equivalent circuit of a short segment of a lossy balanced transmission line 
with a ground conductor. The two signal conductors each have a self resistance per unit length {R \ and R 2 ) arising 
from the finite conductivity of the metal; a self conductance per unit length (G i and G 2 ) aiising from dielectric
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loss in the region between the signal conductors and the ground conductor; a mutual conductance per unit length 
( G , n )  arising from dielectric loss in the region between the two signal conductors; and a mutual resistance (Rm) 
resulting from the proximity effect which is described in detail in Appendix F. Rg  is the self resistance per unit 
length of the ground conductor.
C
Figure 7.16: Lumped-element equivalent circuit of a short segment of a lossy balanced transmission line 
with a ground conductor.
If the transmission line is uncoupled, then the two signal conductors are EM isolated from each other and 
=  C'm =  Gm — Rm = 0. Most practical balanced transmission lines are designed to be symmetric where 
L i =  L 2 , C l = C 2 , G i — G 2 , and R± = R 2 . Asymmetric balanced transmission lines are of limited use for 
conveying differential mode signals but have been used as impedance transforming directional couplers [103,136].
A total of 13 parameters completely describes a lossy balanced transmission line and a convenient way of 
representing these parameters are four 2x 2  matrices known as RLGC matrices where each matrix represents one 
particular type of parameter - R , L, G, or C . The four RLGC matrices are assembled from the 13 transmission 
line parameters as shown in Equations 7.5 to 7.8.
R ii  Ri2  
R 2 1  R 2 2
L i i  L\2  
L 2 1  L 2 2
G ii G i2
G 21  G 2 2
G ii C\2 
G2 1  G2 2
R l  +  Rg Rm  
Rm R 2  +  Rg
-^1 l^m 
Lm L 2
G I +  Gm ~Gm
~G m  G 2 +  Gr
Gl +  Cm —Cm 
—Cm C2 +  Cm
(7.5)
(7.6)
(7.7)
(7.8)
The capacitance matrix in Equation 7.8 is the Maxwell capacitance matrix which is assembled in a way that 
Q =  C V  where Q is a vector of the charge stored each conductor and V  is a vector of the voltage of each 
conductor with respect to ground potential. Off-diagonal elements of the capacitance matrix are always negative
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because a positive voltage produces a negative charge. Another type of capacitance matrix also exists known as 
the SPICE capacitance matrix used with SPICE circuit simulation software. The conductance matrix is assembled 
in exactly the same way as the capacitance matrix because the elements of the conductance mabix represent 
conductive paths through the dielectric which can be considered as resistors in parallel with the capacitors.
In calculations it is often more convenient to use impedance and admittance matrices to describe the balanced 
tiansmission lines rather than separate RLGC matrices. Equations 7.9 and 7.10 define the impedance and ad­
mittance matrices in terms of the RLGC matrices. The impedance and admittance matrices relate the terminal 
voltages to the terminal currents in that V  =  Z I and I  =  Y V , and must not be confused with the transmission line 
characteristic impedance and characteristic admittance matrices.
Z =  R  -f jw L  (7.9)
Y  =  G  + jc jC  (7.10)
7.4 Characteristic impedances and propagation constants for balanced transmission lines
The two modal characteristic impedances and the two propagation constants are calculated from the Z and Y  
matrices using the procedure detailed in [137]. For symmetric balanced transmission lines, the even-mode and 
odd-mode propagation constants are
7e =  +  y i i^ 2 i  + ^21^11 +  Y2 1Z 21 =  y/(Y ii -4- Y2 1 ) (Z ii Z 2 1 ) (7.11)
7o =  \ /Y iiZ i i  — Y i i .^ 2 r  — +  Y 2 1 Z 2 1  =  ^ / ( Y n  — Y 2 1 )  ( .^ 1 1  — ^ 2 1 )  (7.12)
which are also the propagation constants for a common mode signal and a differential mode signal respectively. 
The even-mode and odd-mode characteristic impedances are
'^11 +  ^21
Yii +  Y21
'Z ii — ^21
Yn -V 21
The common mode and differential mode characteristic impedances are
^  _  1 -F %2 i / +  %2 i ,7  .rx
“  2 V  y u + %  " V  4 ( ^ 1 1 + % . )  ( 7 . 1 5 )
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- 0^ =
If the balanced transmission lines are lossless, Equations 7.11 and 7.12 reduce to
7e =  j c u ( L i i  +  L 2 1) (C ii +  C2 1 ) =  + Lm) Cl (7.17)
7 o =  jw i / ( L n  — L 2 1) (G ii — C 2 1 ) =  j<^y/{Li — Lm) (C'l 4- 2Cm) (7.18)
Equations 7.13 and 7.14 reduce to
% » =  \ i ~ “  : =  (7.19)'L i i 4- L 2 1C ii +  (^21
'L i i — L 2 1
C ii — C 2 1
Equations 7.15 and 7.16 reduce to
7.5 Coupled and uncoupled balanced transmission lines
If the two signal conductors of a balanced tiansmission line are uncoupled then L 21 =  C21 =  0 so Equa­
tions 7.17 and 7.18 reduce to
Zoe =  Z qo =  Y (7.23)
which results in the condition where Z^d ~  4Zqc.
An uncoupled tiansmission line can be achieved in microstrip form using the structures shown in Figures 7.11 and 7.12, 
or in co-axial form using the str ucture shown in Figure 7.3, both of which can be considered as two separate con­
ventional microstrip or co-axial tiansmission lines with a single-ended characteristic impedance Z qs which is equal 
to both Zde and Z qo- In most practical situations there is no requirement for the condition of =  4Zoe except 
when testing circuits with balanced ports using test equipment with multiple single-ended ports as the mathemat­
ical transform between single-ended S-parameters and mixed-mode S-parameters is only valid if the tiansmission 
line connecting the DUT to the test equipment has Zod =  4Zoc.
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If the two signal conductors are coupled, any induced EMI will appear as a common mode signal between the 
pair of conductors. When the two signal conductors are uncoupled, the induced EMI will be different for each 
conductor and appear largely as a differential mode signal at the receiver. Therefore, practical balanced transmis­
sion lines should be fabricated in a way that ensures EM coupling occurs between the two signal conductors and 
resemble Figure 7.14 in their construction. Balanced transmission lines with uncoupled signal conductors which 
resemble Figure 7.12 should only be used in situations where a transmission line with Zoe =  Zoo or Zod =  4Zoc 
is required.
7.6 Attenuation and phase constants of balanced transmission lines
The odd-mode complex propagation constant is different to the even-mode complex propagation constant which 
implies that a lossy balanced transmission line will have different attenuation constants for the differential mode 
and the common mode signals. Chapter 7.9 shows that a current circulates in the ground conductor when the 
transmission line conveys a differential mode signal, so the losses in the ground conductor will attenuate the 
differential mode signal as well as the common mode signal. For simplicity, it is assumed that the transmission 
line is symmetrical and the losses are low which enables an approximation to be made for the attenuation and phase 
constants in terms of the RLGC parameters using the calculation procedure in [105, Ch. 2.7].
The general expression for the even-mode and odd-mode complex propagation constants in terms of the RLGC 
parameters are
7o
V (Yii 4- Y 2 1 ) (Z ii -t- Z21)
\ / { R \ i  jü)Lxi 4- R 21 + 7 0 ’1/21 ) ( ^ 1 1  +  i c e 'l l  -j-G21 +Jw(72i) 
V (Y n  — I 21) { Z i i  — Z21)
\ / { R i i  ju )L \i — R 21 — j^ L 2 i)  (G ii + jo jC ii — G 2 1  — ju>C2i)
(7.24)
(7.25)
(7.26)
(7.27)
which can be re-arranged as
7e — \ { L l l  -b L 2 1) (C ii 4- C 2 1 ) 1  - h  - R i i  +  R 21j ü j  { L i i  - f  L 2 1 ) 1 +  -
21
j u  (C ii -4- C2 1) (7.28)
—  j c u i / ( I / l l  +  L 2 1 )  { C i i  +  C 2 1 ) i  / 1  —  j
i? ii 4- R 21 G i i  4- G 21 4-u) ( i l l  4- L 21 ) w (6?ii 4- C 2 1 )
{ R i i  +  R 2 1 ) { G i i  4- G 21) 
(L ii +  L 2 1 ) { O i l  4- C21) 
(7.29)
7o — t/jw jw  (L ii — L 2 1 ) (O i l  — C21) 7^ 11 ~  ju) (L ii — L 21) 1 4 - -
G ii — G 21
joj {Oil — C21) (7.30)
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ju j \ / { L i i  — L 2 1 ) {C u — C 2i)\ 1 — j JÎ11 — i?2i G ii — G2 1( i l l  — L 2 1 ) w (C ii — C2 1 )
(7^11 ~  7 2^1) (6?ii — G 2 1 ) 
(Tvii — L 2 1 )  ( C u  — C 2 i )
(7.31)
If the conductor loss is low then R  <K cuL, If the dielectric loss is low then G  wC. Therefore, RG  <K oj^LC  
and Equations 7.29 and 7.31 can be approximated as
7e ~  + L 2 1 ) (C ii +  C2 1) «/ I  — 3 Till +  Ü21 C ii  +  C 21+_(j (L ii + L 2 1 ) w (C ii +  C21)
7o ^  (L ii — L 2 1 ) (C ii — C2 1) i /  I — j Till — TÎ21 ^  G ii — C 21cu (T)ii — L 21) ^ ( C i i  —C21) 
using the first two terms of a Taylor series expansion for V T + a; results in
(7.33)
7e ~  jfCU^/(ill +  L 2 1) (C il + C2 1 ) 
7o ~  ji(u i/(L ii — L 2 1) (C ii — C2 1 )
- I Till +  TÎ21 ^  C ii  +  C 21
1 - 1
_u> ( L i i  +  L 2 1) 
Till — Ti2i +
to (C ii +  C2 1 ) 
C ii  — C 21
2 [cu ( i l l  — L 2 1 ) cu (C ii — C21) (7.35)
which enables the attenuation constant to be separated from the phase constant, where Z qo and Zoe are the odd­
mode and even-mode characteristic impedances of a lossless symmetrical balanced transmission line given in 
Equations 7.20 and 7.19.
1CKe P 2
1Oio P 2
Pe ; Ï  cu
Po -e cu
Till +  TÎ21
Zoe 
Till — R 2 1
O^o
+  (C ii +  C 2 1 ) Zoe 
+ (G ii — C 2 1 ) Z qo
R l  4“ Ti^
Zoe 
R l — Rr.
O^o
4- GiZoe  
4- (G l 4- 2Gm)  Z qo
V(T^11 — T,2 l) (C ii — C2 1 ) — C U \ / ( L i  —  L m )  (Cl + 2Gm)
(7.37)
(7.38)
(7.39)
Ideally the odd-mode attenuation constant of a practical balanced transmission line should be lower than the 
even-mode attenuation constant as it is desirable to present the minimum possible insertion loss to a differential 
mode signal whilst presenting the maximum possible insertion loss to a common mode signal in order to suppress 
it.
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7.7 Mode conversion
An ideal balanced transmission line ensures that the differential mode signal at the input emerges as a differential 
mode signal at the output, and the common mode signal at the input emerges as a common mode signal at the 
output. Real balanced transmission lines exhibit a property known as mode conversion where a fraction of the 
differential mode signal at the input is converted to a common mode signal at the output, and a fraction of the 
common mode signal at the input is converted to a differential mode signal at the output,
A pure differential mode signal is defined by the voltages on each signal conductor being equal in magnitude 
with respect to ground, and 180° out of phase with each other. Likewise, a pure common mode signal is defined 
by the voltages on each signal conductor being equal in magnitude with respect to ground, and in phase with each 
other. If these conditions are disturbed then the differential mode signal will take on a common component, and 
the common mode signal will take on differential mode component. A real balanced transmission line will have a 
slightly different single-ended attenuation constant and electrical length for each signal conductor which will result 
in a signal conveyed by one conductor experiencing a different attenuation or phase shift to the signal conveyed 
by the other conductor. Therefore, the signals emerging at the output will either be unequal in magnitude or have 
a phase difference between them which is not exactly 180° for the differential mode signal or 0 ° for the common 
mode signal.
Mode conversion also results from asymmetric balanced transmission lines as the odd-mode and even-mode 
characteristic impedances are different for each signal conductor. Unequal odd-mode and even-mode characteristic 
impedance are refened to as pi-mode and c-mode chaiacteristic impedances [103]. An asymmetric transmission 
line produces a different impedance mismatch for each of the two terminals at the interface between the signal 
source and the transmission line, and each of the two terminals at the interface between the transmission line 
and the load, both of which result in a different reflection coefficient for each of the two terminals as illustrated 
in Figure 7.17. The two signals which reach the load will therefore differ in magnitude and mode conversion 
will result. Balanced transmission lines which have different pi-mode or c-mode characteristic impedances for 
each signal conductor also cause reflected mode conversion where the reflected signal from a mismatched pure 
differential mode source will contain a common mode component, and the reflected signal from a mismatched 
pure common mode source will contain a differential mode component. Further information about reflected mode 
conversion and reflection coefficients from balanced transmission lines can be found in [138, 112].
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Figure 7.17: Different reflection coefficients result at each terminal of a balanced transmission line when the 
two signal conductors have different c-mode or pi-mode characteristic impedances.
A figure of merit for balanced transmission lines is the differential mode to common mode tiansfer gain Acd, 
and the common mode to differential mode transfer gain At microwave frequencies where circuits are de­
scribed in terms of S-parameters rather than voltages and currents; Scd2 i coixesponds to Acd, and % c2i corre­
sponds to Adc- The two transfer gains quantify how much differential mode energy at the input is converted to 
common mode energy at the output, and how much common mode energy at the input is converted to differen­
tial mode energy at the output. Low transfer gains are the hallmark of a high quality balanced transmission line. 
Sometimes the differential mode to common mode transfer gain is termed the unbalance attenuation® which has 
the symbol and is normally quoted in decibels.
®This is the temi used by many engineers in the audio, data communications and cable industries but is misleading as attenuation implies 
that the energy o f a signal is dissipated either in the form o f  heat or is radiated from a transmission line. Unbalance attenuation converts energy 
from the differential mode signal to energy o f  the common mode signal which emerges from the output end o f the transmission line as opposed 
to being dissipated. Differential mode to common mode conversion is a more meaningful term than unbalance attenuation.
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7.8 Determining the differential mode characteristic impedance
Balanced transmission lines are normally designed to have a specified differential mode characteristic impedance, 
and a traditional method of determining the differential mode characteristic impedance of a balanced transmission 
line makes use of the backwards crosstalk approach described in [139]. The backwards crosstalk, Kb of a pair of 
coupled conductors is calculated using Equation 7.40, where Z q is the single-ended characteristic impedance of 
the individual conductors, C-m is the mutual capacitance between the two conductors, Lm  is the mutual inductance 
between the two conductors, and td is the propagation velocity for the individual conductors. An alternative to 
calculating the backwards crosstalk is to use the graphs of backwai’ds crosstalk versus the conductor separation 
distance which are published in [140]. The differential impedance is calculated from the backwards crosstalk 
using Equation 7.41.
L rZo CmZiQlU  = (7.40)
Zod =  2 Z o ( l-2 is r t )  (7.41)
It is also possible to calculate the differential mode and common mode characteristic impedances from the 
coupling coefficient between the two signal conductors [141].
The most modern and accurate method of designing a balanced transmission line is by using EM simulation 
software to optimise the physical parameters of the transmission line in order to achieve a specified differential 
mode characteristic impedance. Most EM simulation software packages offer both differential mode (push-pull), 
and common mode (push-push) ports for simulating tlie tiansmission line when it is conveying differential mode 
and common mode signals.
The common mode chai acteristic impedance is usually arbitraiily specified, and determined by construction of 
the tiansmission line.
7.9 Eddy currents circulate in the ground plane
If a balanced transmission line conveys a pure differential mode signal and no mode conversion takes place then 
conventional wisdom dictates that no current flows in the ground conductor as both the supply and return currents 
are contained within the two signal conductors. In reality a differential mode signal will induce a current in the 
ground conductor by a combination of inductive and capacitive coupling between the signal conductors and the 
ground conductor This current flowing in the ground conductor is not the return current for the differential mode 
signal, but a type of eddy current known as a Foucault current. Assuming the balanced transmission line has a 
structure shown in Figure 7.6, then the current flowing in the first signal conductor generates an induced current 
in the ground plane, and the current flowing in the second signal conductor generates an induced current of equal 
magnitude but opposite polarity in the ground plane. As the two currents are of equal magnitude then they simply
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flow in a closed loop underneath the signal traces as shown in Figure 7.18 and appear as an eddy current. The 
energy contained in the eddy current is supplied from the energy of the differential mode signal, which therefore 
implies that losses in the ground plane will manifest itself as differential mode insertion loss.
Signal conductors
Ground plane
Induced current loop
Figure 7.18: An induced eddy current circulating in the ground plane below a balanced transmission line.
If the balanced transmission line is of the edge coupled type shown in Figure 7.6 then approximately 10% of 
the eddy current in the ground plane overlaps and subsequently cancels out resulting in a region of almost zero 
current density in the ground plane underneath the region between the two signal traces. The remaining 90% 
of the eddy current continues to flow in the ground plane beneath the two signal conductors. This eddy current 
contributes to the mutual inductance and therefore affects the differential mode characteristic impedance of the 
balanced transmission line.
The percentage of the induced eddy current cancelling out in the ground plane is dependent upon the geometry 
of the balanced transmission line. Only a very small percentage of eddy current in the ground planes of the 
multilayer balanced transmission line shown in Figures 7.13 and 7.14 will cancel out as the induced current regions 
for each signal conductor do not overlap with each other. At the opposite end of the scale, the geometry of the 
shield of a STP cable results in almost all the induced eddy current in the shield cancelling out.
7.10 The ground plane controversy
In the PCB industry, a controversy exists amongst engineers whether balanced transmission lines should or should 
not include a ground conductor. A balanced transmission line without a ground conductor is incapable of support­
ing the even-mode of propagation at RF frequencies which implies that it cannot convey a common mode signal. 
In practice, common mode signals will couple with grounded structures in the vicinity of the balanced transmission
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line and will therefore be conveyed by the balanced tiansmission line. The lai'ge distance between the signal con­
ductors of the transmission line and the grounded structures will result in much of the common mode signal being 
radiated as EMI. In contrast, a balanced transmission line with an inbuilt ground conductor will contain most of 
the common mode signal which will result in a higher proportion of the common mode signal reaching the receiver 
than if a transmission line without a ground conductor is used.
An investigation into the radiated emissions from balanced transmission lines, both with and without a ground 
conductor when conveying pure differential mode signals has been undertaken [142]. The experiments confirmed 
that radiated emissions from a balanced tiansmission line with a ground conductor aie significantly higher than 
those from the same transmission line without a ground conductor. In summary, the controversy over whether 
to include or omit the ground conductor is determined by whether the highest priority is reducing the radiated 
emissions from the differential mode signal, or reducing the radiated emissions from the common mode signal.
7.11 Test and measurement procedures for balanced transmission lines
Traditional test procedures for measuring the characteristic impedances, attenuation, and imbalance of twin-axial 
cables are detailed in [143, 144] which are suitable for use at frequencies up to UHF. At microwave frequencies, 
balanced transmission lines can be tested using either a PMVNA or a multiport single-ended VNA. If a multiport 
single-ended VNA is used then the data will be output as a 16 element 4 x 4  single-ended S-parameter matrix and 
must be mathematically converted to a 16 element 4 x 4  mixed-mode S-parameter matrix. Further information 
about multiport VNAs and pure-mode VNAs can be found in Appendix A.7.1. If a PMVNA or a multiport VNA 
is unavailable, then a balanced transmission line can be tested with a conventional 2-port VNA using the method 
detailed in Appendix A.8.
A frequently used but rather crude way of testing a balanced tiansmission line with a conventional 2-port VNA 
is to use a pair of baluns as shown in figure 7.19. This test procedure is heavily dependent upon how accurately the 
baluns are characterised and the only quantity that can be measured is the differential mode insertion loss, Sdd2 i-
Baiun with known Baiun with known
performance Balanced transmission line performance
o-
Single ended port
-o
Single ended port
Balanced port Balanced port
Figure 7.19: Terminating a balanced transmission line with baluns enables the differential mode insertion 
loss to be measured with a conventional 2-port VNA.
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7.12 Design of the balanced transmission lines
Two balanced transmission lines are developed using the Hibridas process employing three layers of metallisation. 
Layers C4 and C2 are used for the signal conductors and layer C3 is used for the ground conductor. The first 
transmission line has a solid ground conductor with a cross sectional diagram shown in Figure 7.20, and the 
second transmission line has a slotted ground conductor with a cross sectional diagram shown in Figure 7.21. The 
length of the transmission lines is 1000 pm  and the width of the ground conductor is 200 pm.
Both transmission lines are to have a differential mode characteristic impedance of 100 and the required 
widths of the signal conductors on layers C4 and C3 are determined by optimisation using Sonnet. The balanced 
transmission line is terminated at each end with differential mode (push-pull) ports with a characteristic impedance 
of 100 and the widths of the signal conductors are optimised for a minimum Sddii at a frequency of 20 GHz. 
When the widths of the signal conductors that produces the minimum value of Sddii are determined, the transmis­
sion line has a characteristic impedance equal to the port impedances. Table 7.2 lists the required widths of the 
signal conductors to the nearest micron which result in a transmission line with a differential mode characteristic 
impedance of 100 H.
Figure 7.22 show the layouts of the balanced transmission lines complete with probe pads.
Table 7.2: Widths of the signal conductors of the balanced transmission lines.
Transmission line type C2 signal conductor C4 signal conductor
Solid ground conductor 22 pm 25 pm
Slotted ground conductor 23 pm 26 pm
Signal conductor
Signal conductor 
  2 0 0  um ------
Ground conductor
HDIOOO dielectric
Figure 7.20: Cross section of the balanced transmission line with a solid ground conductor.
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Signal conductor
50 um
Signal conductor 
  2 0 0  um ------
Ground conductor
HD1000 dielectric
Figure 7.21: Cross section of the balanced transmission line with a slotted ground conductor.
EM simulation of the transmission lines is performed using Sonnet over a frequency range of 2 to 30 GHz 
with a frequency step of 500 MHz. The four terminals of the transmission lines are terminated with 50 Vt single­
ended ports which results in Sonnet outputting data in the form of 16 element 4 x 4  single-ended S-parameter 
matrices. The single-ended S-parameter data produced by Sonnet is imported into ADS and simulated with the 
4-port balanced test set described in Appendix B.3 which outputs data in the form of mixed-mode S-parameters.
7.13 EM simulated results
Figures 7.23 to 7.26 show the EM simulated frequency responses displayed in terms of mixed-mode S-parameters 
of the balanced transmission lines with solid and slotted ground conductors. The differential mode S-parameters are 
normalised to a port impedance of 100 fl, and the common mode S-parameters are normalised to a port impedance 
of 25 Ct. Figures 7.27 and 7.28 show the variation of the differential mode and common mode characteristic 
impedances with frequency.
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sniRi
7 0 0 . 0  um 7 0 0 . 0  um
Figure 7.22: Layout of the balanced transmission lines with solid and slotted ground conductors complete 
with the probe pads.
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2 4 6 8 10 12 14 16 18 20 22 24 26 28 30
Frequency (GHz)
—  S^d2 i’ ^ddi2 Soüd ground conductor
—  Sdd2 p Slotted ground conductor
—  Scc2 i> Solid ground conductor
—  S . , , S  Slotted ground conductorcc21 ccl2 ®
Figure 7.23: Differential mode and common mode transmission coefficients.
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Frequency (GHz)
—  Sddij, Solid ground conductor
—  ^ddir ^dd2 '> Slotted ground conductor
—  S^^jj, S^^i Solid ground conductor
—  S^ j^ j, S^ 2^-> Slotted ground conductor
Figure 7.24: D ifferential m ode and com m on m ode reflection coefficients.
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Frequency (GHz)
—  Solid ground conductor
—  Scdij, S^d-)2 Slotted ground conductor 
- -  Sd^22 ground conductor
— -  Sd^jj, Sd^22 Slotted ground conductor
Figure 7.25: Differential mode to common mode and common mode to differential mode transmission mode 
conversion.
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Frequency (GHz)
—  ^cdii’ ^cd22 ground conductor
* c d ir  ^cd22—  S_, , S Slotted ground conductor
—  Sdcip Sdg22 Solid ground conductor
—  Sdj,jj, Sdg^2 Slotted ground conductor
Figure 7.26: Differential mode to common mode and common mode to di^erential mode reflected mode 
conversion.
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Figure 7.28: Variation of the common mode characteristic impedance with frequency.
7.14 A discussion of the results
The differential mode characteristic impedance of the balanced transmission lines is approximately 97.5 Ü rather 
than 100 which indicates that the procedure used to optimise the widths of the signal conductors to produce a
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balanced transmission line with a specified differential mode characteristic impedance is not ideal. The common 
mode characteristic impedance of the transmission line with a slotted ground conductor is closer to 28 fü than it is 
to 25 D due to there being less capacitive coupling between the signal conductors and the ground conductor than 
with the signal conductors of the transmission line with a solid ground conductor.
The performance of the balanced transmission lines with solid and slotted ground conductors is excellent. 
Differential mode insertion losses for transmission lines 1000 pm  long are under -0.1 dB at 2 GHz, increasing 
to -0.3 dB at 30 GHz due to conductor losses as the conductors are physically very narrow. A differential mode 
reflection coefficient of less than -30 dB is achieved. The common mode reflection coefficient of the transmission 
line with a slotted ground conductor is higher than that of the transmission line with a solid ground conductor due 
to mismatch between the common mode characteristic impedance of the transmission line with a slotted ground 
conductor, and the common mode port impedance of the 4-port balanced test set which is 25 O. Both transmission 
lines exhibit a very low mode conversion which remains well below 25 dB over a frequency range of 2 GHz to 
30 GHz.
7.15 Conclusion
1. Broadside coupled balanced transmission lines are an ideal alternative to edge coupled balanced transmission 
lines with a structure shown in Figure 7.6 for use in multilayer circuits. They are easily designed and 
fabricated components, which can be incorporated into any MIC or MMIC employing at least three layers of 
metallisation. If the MIC or MMIC employs an upper ground plane, then it must be located on a metallisation 
layer above that used for the lower signal conductor of the balanced transmission line.
2. The design procedure used to optimise the widths of the signal conductors to produce a balanced tiansmis- 
sion line with a specified differential mode characteristic impedance is not perfect and therefore requires 
further refinement.
7.16 Future Work
1. Investigate crosstalk between multiple balanced transmission lines on the same substrate. An array of par­
allel multilayer balanced tiansmission lines on the same substiate in a configuration that produces the least 
crosstalk between them is described in a patent [145].
2. Investigate twisted pair balanced transmission lines. A twisted pair balanced transmission line [146] has 
been fabricated using a microstiip technique with two levels of metallisation and tested in the low GHz 
region.
3. Develop a more accurate optimisation procedure to determine the widths of the signal conductors of a bal­
anced transmission line with a specified differential mode characteristic impedance.
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8 Conclusion
8.1 Review of objectives
The objective of the PhD was to investigate novel three-dimensional passive microwave components that make 
use of multilayer technology. The research programme was initially open ended with a rather loosely defined 
target as the only requirement was to develop a variety of new and novel components, but no real restriction was 
placed on exactly what components could be investigated. Initially, research focused on transmission line trans­
formers, although later on during the course of the PhD, other components including filters were also developed in 
a multilayer planar form.
8.2 Fabrication of the components
At the outset of the PhD, it was intended that all viable components would be fabricated as multilayer MMICs 
using the Caswell H40 process. In June 2001, Marconi Caswell suddenly suspended the production of GaAs 
MMICs, and the lack of an alternative MMIC foundry offering a similar multilayer process resulted in a change 
in the direction of the PhD. Components would now be fabricated as multilayer MICs on alumina substrates using 
the Hibridas photoimageable thick-film process.
Only two components developed during the course of the PhD were fabricated in a multilayer MMIC form be­
fore Marconi Caswell suspended production of MMICs, and both components are prototypes which explains why 
their performance and even design procedure are less than optimal. Every component developed during the course 
of the PhD was originally designed to be fabricated using the Caswell H40 process, and consequently had to be re­
designed for fabrication using the Hibridas process. Experience has confirmed that three-dimensional components 
do not “scale well” between different production processes if substrate parameters including the thickness and the 
dielectric constant of dielectric layers are altered. In many cases a complete redesign of the component is necessary 
as the physical lengths and widths of all transmission line sections have to be recalculated in order to achieve the 
required chaiacteristic impedances and electrical lengths. In summary, redesigning a component intended to be 
fabricated using one production process into a form suitable for fabrication using a different production process is 
lengthy and tedious. A suitable maxim for a designer of microwave circuits using multilayer technology is “master 
your process and make good use of it” .
It was intended that the fabrication of MICs using the Hibridas process would be accomplished at the University 
of Surrey rather than at an off-site factory. However, the facilities to fabricate MICs using the Hibridas process 
did not exist at the University of Surrey in 2001, and installation was deferred until after the relocation of the 
MSRG to a new premises in August 2002. Due to various technical problems, the facilities were not ready for 
use until April 2003, and installation was not fully completed until well into 2004. As a result of the severe delay 
in the installation of facilities to fabricate MICs using the Hibridas process at the University of Surrey, time has 
not permitted the fabrication of the components developed during the course of the PhD. Hopefully, they will be
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fabricated and tested in the near future.
8.3 Development of components
Much of the design and development work makes heavy use of microwave CAD software, both for tlie simulation 
of circuits at schematic level, and the EM simulation of circuit layouts. Early on during the course of the PhD, 
it was found that the CAD software was poorly suited for certain design tasks which are crucial when developing 
multilayer components. A description of the deficiencies of the CAD software along with countermeasures which 
enable the tasks to be accomplished can be found in Appendix B. Certain countermeasures required the devel­
opment of macros^ using the AEL programming language inbuilt into Agilent ADS. Newer versions of the CAD 
software released during the course of the PhD include features which makes them better suited for developing 
multilayer circuits, with the most notable improvement being an automatic thick metal option.
8.4 Test and measurement issues
Very few of the components developed during the course of the PhD have been fabricated, but the issue of how 
to test them has not been overlooked. Test and measurement procedures were not strictly part of the research 
programme and were only investigated because it is little use developing components that are impossible to test 
using the equipment available at the University of Surrey, which consists of an Agilent 8510XF VNA used in 
conjunction with a Cascade Microtech probe station.
The technicalities of testing circuits fabricated in a MIC or MMIC form using microwave probes is a very 
specialised area of electronics that is not covered by standard microwave textbooks. Most published information 
prior to 2002 was scattered between many application notes and journal articles, and the lack of an index to these 
articles made the situation difficult for an engineer proposing to test circuits using microwave probes, or develop 
circuits that will be tested using microwave probes. Only one book dedicated to the techniques of testing circuits at 
RF and microwave frequencies using microwave probes has been written [147] and its existence was not discovered 
until 2004 because of its misleading title.
Before any measurements can be taken, a method of calibrating the VNA and removing the effects of the probe 
pads and interconnects is required. An investigation into different calibration methods, and discussing the issue 
with NIST, confirmed that the NIST Multiline TRL calibration method is the most suitable as it is highly accurate, 
operates over a wide bandwidth, and is capable of automatically de-embedding the effects of the probe pads and 
interconnects.
8.5 New practice
From the outset, it was clear that the research programme focused heavily on developing new practice as opposed 
to developing new theory. All of the components that were researched and developed during the course of the PhD
^History has shown that the author is adept at creating new tools to accomplish a task if all existing tools are unsuitable.
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have existed in one form or another for several decades and their theories of operation are well documented. Some 
of the three-dimensional components developed during the course of the PhD have never previously been used at 
microwave frequencies because they can only be realised in a multilayer MIC or MMIC form; other components 
have seen limited usage at microwave frequencies, but are difficult to implement in practice using a production 
process with one layer of metallisation in addition to a backside ground plane, because tiansmission lines with 
very low or very high characteristic impedances are required.
In addition to physically realising components using multilayer technology, new practice includes the devel­
opment of novel transmission line structures including a balanced transmission line with conductors arranged in a 
broadside configuration, and a pseudo coplanar waveguide transmission line with a high characteristic impedance. 
Due to the lack of an existing design of a T-junction suitable for use in stub filters, a novel compensated T-junction 
was developed from first principles with a layout shown in Figure 6.31 which has clearly defined reference planes 
between the three branch lines radiating from the T-junction.
8.6 New theory
Developing new theory was not the primary objective of the research programme although two pieces of new 
theory have resulted from investigations into how certain components operate.
The finding that the design procedure for bandstop filters detailed in [116, Sec. 12.09] and [117] is unsuitable 
for designing bandpass filters formed from quarter wavelength stubs and transmission line sections, lead to an 
investigation into how such filters actually operate. The outcome of this investigation was the creation of a new 
design procedure making use of the rather obscure reactance and susceptance slope technique to calculate the 
required characteristic impedances and admittances of the stubs directly from the normalised element values. It 
was recognised that the quarter wavelength transmission lines function as immittance inverters and their frequency 
dependent property which has the effect of contracting the passband of the filter can be counteracted using a 
passband decontraction method previously developed at the University of Surrey [124].
The EM simulated frequency responses of equal delay Ruthroff transformers and Guanella baluns are chai- 
acterised by narrow regions of high insertion loss at frequencies when the transformer is a multiple of half a 
wavelength. This bizane feature has never previously been documented in any transmission line transformer liter­
ature, and an investigation into the matter confirmed that the narrow regions of high insertion loss are caused by 
the paiasitic common mode currents converting the tiansmission line sections into short circuited shunt stubs. A 
short circuited shunt stub has a zero input impedance at frequencies when its electrical length is a multiple of half 
a wavelength, and consequently appears as a short circuit to ground which destroys the transformer action. The 
result of this discovery was the development of a new theory of operation of equal delay Ruthroff transformers 
and Guanella baluns which takes into account the parasitic common mode currents, and is possibly the greatest 
milestone in the development of transmission line transformers since their invention during the mid 20th century.
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8.7 The future
The technology of fabricating multilayer MMICs using BCB as an upper dielectric material is now mature, al­
though at the time of writing, very few MMIC manufacturers have invested in the facilities to fabricate multilayer 
MMICs. A catch 22 situation exists in that MMIC manufacturers may be reluctant to invest in a multilayer process 
until a sufficient number of functional circuits exists to warrant the investment, and organisations that develop 
microwave circuits may be reluctant to develop three-dimensional components until MMIC manufacturers offer a 
multilayer process to its customers.
At the time of writing, the Hibridas process is still under development and has not yet seen any large scale 
commercial use. Previous work carried out at the University of Surrey [76] has confirmed that the Hibridas process 
is suitable for the production of MICs operating up to 110 GHz, and is competitive with the more costly thin-film 
process and MMICs. It is expected that the Hibridas process will see a greater commercial usage in the future and 
will be a popular choice with industry for the fabrication of MICs.
A possibility exists that the lack of research into developing three-dimensional microwave components prior to 
this PhD explains why so little has been published about multilayer MICs, and why so few MMIC manufacturers 
have invested in a multilayer process. It is intended that papers will be published in the near future describing 
the three-dimensional components developed during the course of the PhD which could create a greater awareness 
amongst the microwave electronics community of the potential of multilayer MICs and MMICs.
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Appendices
A Test and Measurement
Performing measurements of circuits fabricated in a MIC or MMIC form at microwave frequencies using test 
probes is a very specialised area of electionics where most published information is found in application notes 
and journal articles as opposed to standard microwave textbooks, although [55, 56] contains a chapter on measure­
ment techniques applicable for MMICs including the use of probe stations. Only one book dedicated to on-wafer 
measurements of RFICs, MICs, and MMICs appears to have been published [147] (despite it having a somewhat 
misleading title to those in the microwave community) which covers microwave probe technology, different meth­
ods of calibrating a VNA, the coiTect use of on-wafer test equipment, and techniques for performing high accuracy 
on-wafer measurements. Useful introductory material about the more practical side of on-wafer measurements can 
be found in the following application notes published by the microwave test equipment industry :-
1. An application note from Cascade Microtech [148] is a general introduction to performing on-wafer mea­
surements using a VNA and provides information about the operation of a VNA, calibration standards, 
different methods of calibrating a VNA, and calibration verification.
2. A product note from Agilent [149] provides useful information about using the 8510 series VNA in conjunc­
tion with probe stations from Cascade Microtech for on-wafer testing of MICs and MMICs. Details of the 
equipment setup, operating procedure, and expected performance of the probe stations aie included along 
with a calibration kit definition for programming into the 8510 VNA of a SOLT calibration for use with the 
Cascade Microtech Impedance Standard Substrates.
3. A datasheet from Cascade Microtech [150] provides practical advice on performing on-wafer measurements, 
a comparison of different on-wafer calibration methods, and information about de-embedding using dummy 
structures as detailed in Appendix A.4.3.
4. A product note from Agilent [151] details operational procedures for using the inbuilt TRL calibration 
facility of the Agilent 8510 VNA with circuits in a non-coaxial form mounted into test fixtures although 
certain information is also applicable for use with coplanar microwave probes.
A wealth of technical information about VNAs and microwave measurements can be found at the VNA Help 
website [152] along with a collection of downloadable application notes and data sheets published by microwave 
test equipment manufacturers.
A.1 Measurement errors
Measurements of microwave circuits using a VNA are corrupted by errors which must be minimised if the results 
of the measurement are to be meaningful. Errors can be separated into three categories: random errors, systematic
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errors and drift errors. All of which are vector quantities. Random errors are non-repeatable measurement vari­
ations that are unpredictable so cannot be removed from the measurement. The main source of random errors is 
noise either in the circuit being tested or in the circuitry inside the VNA and its associated connectors, cables and 
microwave probes.
Systematic errors are repeatable measurement variations in the test setup that do not vary over time and result 
from;-
1. Directivity and crosstalk errors relating to signal leakage.
2. Source and load impedance mismatches relating to reflections. Multiple reflections will occur within the 
DUT if both the source and load are mismatched.
3. Frequency response errors caused by reflection and transmission tracking within the test receiver sections of 
the VNA.
They are usually the most significant source of measurement uncertainty and can be modelled using the signal 
flowgraph shown in Figure A. 1 for a circuit witli two ports, where the names of the error coefficients are listed in 
Table A. 1. Six systematic errors occur in the forward (port 1 to port 2) direction and a further six systematic errors 
occur in the reverse (port 2 to port 1) direction giving a total of 12 error coefficients. Note that the two flowgraphs 
in Figure A .l are mirror images of each other.
Table A.l: Names of the error coefficients used in the 12 term error model
Error coefficient Name
% F Forward directivity
Ed r Reverse directivity
Es f Forward source match
Es r Reverse source match
Et f Forward transmission tracking
Et r Reverse transmission tracking
Er f Forward reflection tracking
Er r Reverse reflection tracking
Et.f Forward load match
El r Reverse load match
Ex f Forward isolation
Ex r Reverse isolation
A simpler and often more useful signal flowgraph is the 8 term error model shown in Figure A.2 where the 
errors are contained in two error boxes attached to each port of the circuit. The forward and reverse isolation terms 
are omitted from the 8 term error model as they are usually minimal except when testing devices with a very high 
insertion loss. Systematic errors can be mathematically removed prior to performing measurements by calibrating 
the VNA. Calibration methods are described in Appendix A.2 and A.7.2.
Drift errors occur when the performance of the test equipment changes after calibration has been performed.
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usually as a result of temperature variation on sensitive electi'onic components. Frequent and regular calibration 
prior to taking measurements minimises the effect of drift errors.
Further details about calibration errors and measurement uncertainties can be found in an application note from 
Agilent [153].
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A.2 Calibration methods
Over the years following the invention of the VNA in the late 1960s [154], several different calibration meth­
ods have been developed, each having their own merits and disadvantages. A brief description of the different 
calibration methods is presented along with their applicability for use with in an on-wafer environment.
A.2.1 Short Open Load Through or SOLT calibration
A SOLT calibration uses four references which are: Short circuit. Open circuit, resistive Load, and Through. 
The positions of the reference planes have to be defined and knowledge of the values of the parasitic inductances 
and capacitances of the Short circuit. Open circuit and Through references are required to ensure an accurate 
calibration. In practice the values of the parasitic inductances and capacitances increase with frequency; therefore 
resulting in a decrease in the accuracy of the SOLT calibration with an increase in frequency.
SOLT is the traditional method of calibrating a VNA and was developed in an era when co-axial measurements 
were the norm, but is not a popular or recommended calibration method for use with on-wafer calibrations. A 
SOLT calibration facility is incorporated in the firmware of most VNAs. Agilent refers to SOLT as a Full 2-Port 
Calibration. The procedure to calibrate an 85IOC VNA using the inbuilt SOLT calibration facility is described in 
Chapter 8 of the 85 IOC operating and programming manual [155].
A.2.2 Line Reflect Match or LRM calibration
An LRM calibration uses three references which are: Transmission line. Reflect, and two identical resistive Loads. 
The Reflect standard can either be an open circuit or a short circuit with a reflection coefficient magnitude close 
to unity but is not specified, and a phase approximately specified to be within ±90®. The resistive Load stan­
dards determine the reference impedance for each port and their accuracy determines the overall accuracy of the 
calibration.
LRM was a popular method of calibration for on-wafer measurements but has now been largely superceded 
by LRRM. Certain VNAs such as the Agilent 8510B/C series do not have a specific LRM calibration facility, but 
an LRM calibration can be implemented by modifying the inbuilt TRL calibration facility to specify a Through 
reference as being a length of tr ansmission line and the Line reference as being a resistive load. Further information 
on defining calibration standards for the Agilent 851 OB/C VNA can be found in an Agilent Product Note [156].
A software tool named LRMCal is available from NIST for performing LRM calibrations with lossy and 
dispersive transmission lines and resistors with par asitic reactances.
A.2.3 Line Reflect Reflect Match or LRRM calibration
LRRM is a patented [157] calibration method developed by Cascade Microtech during the late 1980s based on the 
LRM calibration. It uses four references which are: transmission Line, open circuit Reflect, short circuit Reflect, 
and resistive Load. The open circuit Reflect and short circuit Reflect must have a reflection coefficient magnitude
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close to unity but is not specified, and a phase approximately specified to be within ±90°. The resistive Load 
reference only needs to be measured by one port of the VNA which avoids the discrepancy between the values of 
the two separate resistive loads used in the LRM calibration.
LRRM is highly accurate over a wide bandwidth and is recommended by Cascade Microtech for on-wafer 
calibrations. An LRRM calibration can only currently be performed using the WinCal™ software tool sold by 
Cascade Microtech.
A.2.4 Through Reflect Line or TRL calibration
The TRL calibration dates from 1979 [158] and uses three references which are: Through, Reflect, and transmis­
sion Line. The Reflect reference for port 1 must be identical with regard to magnitude and phase to the Reflect 
reference for port 2 and can be either an open circuit or a short circuit with a reflection coefficient magnitude close 
to unity but is not specified, and a phase approximately specified to be within ±90°. A notable feature of the TRL 
calibration compared to the SOLT, LRM and LRRM calibrations is that none of the TRL calibration references are 
resistors. Instead, the reference impedance for a TRL calibration is determined by the characteristic impedance of 
the transmission line used as the Line standard. Using a transmission line section over a precision resistor enables 
TRL calibration references to be easily integrated into the MIC or MMIC that contains the circuits to be tested. 
In practice the Line reference in a TRL calibration may be less accurate than a precision resistor over a wide 
frequency range because a TRL calibration assumes that:
1. The characteristic impedance of the transmission lines is uniform over the entire frequency range of the 
calibration.
2. The transmission lines are lossless implying that the chaiacteristic impedance is a real quantity.
3. The mode of propagation of signals on the transmission lines is purely TEM.
4. The electi'ical connection of the microwave probe to the transmission lines is repeatable.
If Line standards are fabricated in microstiip form then criteria 1-3 cannot be met which results in inaccuracies in 
the TRL calibration which vary with frequency. The effect of characteristic impedance variation with frequency 
can be counteracted with the Agilent 851 OB/C VNA by using the GAL %o:SYSTEM Z q option.
A serious disadvantage of TRL is that it is a narrowband calibration method that only succeeds if the electrical 
length of each Line standard is between 20° and 160° over the frequency range which it is used; therefore restricting 
the calibration to a bandwidth ratio no greater than 8:1. If a calibration over a wider bandwidth is required then 
multiple Line standards of different lengths can be used although discontinuities occur at the frequencies where 
one Line standard is changed to another during the calibration. Another disadvantage of the TRL calibration for 
on-wafer calibrations is that the spacing between the two probes is wider for the Line standard(s) than for the 
Through and Reflect standards so a probe station that allows the spacings between the two probes to be vaiied is 
required to implement a TRL calibration in practice.
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TRL is a very popular method of calibrating a VNA for on-wafer measurements and theoretically extremely 
accurate, although in practice if the Line standard is fabricated in a microstrip form the accuracy of the calibration 
is compromised and varies with frequency. Cascade Microtech does not recommend the TRL calibration method 
for on wafer calibration'®. A TRL calibration facility is often incorporated into the firmware of a VNA. TRL is 
referred to by Agilent as a TRL 2-Port Calibration. The procedure to calibrate an 85IOC VNA using the inbuilt 
TRL calibration facility is described in Chapter 8 of the 85 IOC operating and programming manual [155].
A.2.5 Line Reflect Line or LRL calibration
If the zero length Through reference of a TRL calibration is replaced by a length of transmission line shorter 
than the h ansmission line used as tlie Line reference, then tire reference plane of the calibration will be located at 
the midpoint of the transmission line used as the Through standard. The length of the transmission line used as 
the Through reference can be arbitrarily chosen, but if the calibration is to cover the same frequency range as a 
calibration with a zero length Through reference, then the length of the transmission line used as the Line standard 
must be increased by the length of the transmission line used in the Through standard. Figure A.3 shows the 
locations of the reference planes for the Through and Line references.
The Reflect reference can either be an open circuit or a short circuit with a reflection coefficient magnitude 
close to unity but is not specified, and a phase approximately specified to be within ±90°. The location of the 
open circuit or short circuit has to correspond to the reference plane formed by the Through reference which 
prevents a short circuit Reflect reference being formed by shorting the probe signal finger to the ground fingers 
on a metal structure, and an open circuit Reflect reference being formed either by placing the probe tips on a 
set of unconnected probe pads or by lifting the probe tips into the air. In both situations, the Reflect reference 
planes will be located at the probe tips rather than at the midpoint of the transmission line used as the Through 
reference, resulting in corruption of the calibration. An open circuit or short circuit at the location corresponding 
to the reference plane formed by the Through reference is accomplished by using a pair of open circuited or short 
circuited stubs formed from transmission lines half the length of the Through standard as shown in Figure A.4.
A TRL calibration with a finite length Through standard is often referred to as a Line Reflect Line or LRL 
calibration. An impressive feature of the LRL calibration is its facility to locate the reference planes at the terminals 
of the DUT if the length of the interconnects is half the length of the transmission line used as the Through reference 
as shown in Figure A.5. A calibration which locates the reference planes at the terminals of the DUT results in 
a measurement of only the DUT itself and not of the DUT embedded between interconnects and probe pads as 
would be the case with a calibration which locates the reference plane at the probe tips. Therefore, the requirement 
to de-embed the effects of the probe pads and the interconnects is eliminated. Consistent LRL calibrations require 
that the probe pads and tiansmission lines of the Through, Reflect, and Line standards are identical to the probe 
pads and interconnects attached to the DUT which implies that the Through, Reflect, and Line references should
^^Possibly because o f  commercial interests with their patented LRRM calibration rather than with any inaccuracies and shortcomings o f the 
TRL calibration.
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be fabricated on the MIC or MMIC which contains the circuits to be tested, rather than on a separate impedance 
standard substrate.
The procedure for modifying the inbuilt TRL calibration facility in the Agilent 851 OB/C VNA to perform an 
LRL calibration is detailed in an Agilent Product Note [151].
Through reference Line reference
m  ï s ; .
Reference plane Reference plane Reference plane
Figure A.3: Locations of the reference planes for the Through and Line references of an LRL calibration.
Open Circuit Short Circuit
Figure A.4: Open circuit and short circuit reflect references for an LRL calibration.
Through reference
Æ  '.............. ; - "
^.... Reference plane
DU T
Figure A.5: Using interconnects half the length of the transmission line used in the Through reference locates 
the reference plane at the terminals of the DUT.
A.2.6 NIST Multiline TRL
The NIST Multiline TRL calibration [159] is an improvised form of the standard TRL calibration which was 
developed by NIST and first made available in 1991. The calibration uses at least four references which are; 
Through, Reflect, and a minimum of two transmission Lines. The Reflect reference for port 1 must be identical 
with regard to magnitude and phase to the Reflect reference for port 2 and can either be an open circuit or a
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short circuit with a reflection coefficient magnitude close to unity but is not specified, and a phase approximately 
specified to be within ±90°.
A conventional TRL calibration uses multiple Line standards if the calibration is to cover a frequency range 
wider than that which can be accommodated with a single Line standard, but the calibration has discontinuities at 
the frequencies where one Line standard is changed to another. The NIST Multiline TRL calibration makes use of 
multiple Line standards to cover the entire frequency range required, and automatically and optimally weighs the 
results for maximum accuracy to ensure a continuous and seamless calibration across the entire frequency range. 
Optimum transmission line lengths for the Line standards are calculated using the FINDLEN software tool which 
is par t of the MultiCal® software package.
The NIST Multiline TRL calibration algorithm measures the transmission line propagation and attenuation 
constants, determines the transmission line characteristic impedance, then resets the reference impedance to 50 f l  
based on this information. Therefore, the effects of the characteristic impedance of the transmission lines varying 
with frequency are counteracted and the calibration is set to a reference characteristic impedance of 50 O at all 
frequencies.
At the time of writing, the NIST Multiline TRL calibration is the most accurate calibration method developed 
and can only be performed using the M ultiCal® software package available from NIST although the algorithm is 
in the public domain. The internal workings of MultiCaKg) are revealed in [160].
A.2.7 Summary of calibration methods
A comparison of the accuracy of the SOLT, LRM, LRRM and TRL calibrations in an on-wafer environment to 
that of a benchmark TRL calibration performed using a CPW test structure has been carried out by NIST [161] 
in 1991. The results of the investigation concludes that TRL is the most accurate calibration method, LRRM is 
slightly less accurate than TRL, and LRM and SOLT show greater inaccuracies which increase with frequency, A 
brief summary of each calibration method is listed in Table A.2.
Table A.2: A summary of different calibration methods.
Calibration method Impedance Reference Accuracy Convenience of use
SOLT Precision resistor Fair High
LRM Precision resistor Good High
LRRM Precision resistor Excellent High
TRL Transmission line Variable Low
NIST Multiline TRL Transmission line Best Low-medium
A.3 Calibration references and software
Calibration of a VNA has traditionally been performed using a selection of co-axial calibration references known 
as a cal kit in conjunction with the calibration facilities incorporated into the firmware of the VNA. On-wafer
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calibration references can either be fabricated on the MIC or MMIC that contains the circuits to be tested, or 
located on a separate calibration MIC or MMIC called an impedance standard substrate. Calibration references 
fabricated on an impedance standai'd substrate tend to be more accurate than calibration references fabricated in- 
house on MICs and MMICs and come with a manufacturers guarantee of accuracy which can be traced to a relevant 
standards organisation. Impedance standard substrates can also be used for calibration verification as they contain 
precisely characterised standards. Commercially available impedance standard substrates are manufactured by 
Cascade Microtech [162] and GGB Industries.
Most VNAs are capable of being controlled by an external computer via an IEEE-488 bus and more recent 
VNAs contain an inbuilt computer" with a hard drive where aftermarket calibration software can be installed. 
Software to calibrate VNAs may be written in-house, obtained from the manufacture of the VNA, or obtained 
from a third party organisation. The two most prominent third party manufacturers of VNA calibration software 
are NIST and Cascade Microtech.
NIST'^ offers the following software packages:-
1. MultiCal® which is the automated implementation of the NIST Multiline TRL calibration algorithm [159] 
for calibrating Agilent 85 lOB/C, Agilent 8700, and Wiltron 360 VNAs. The software is written in HP BASIC 
and operates more like a state machine than a solver of simultaneous equations. MultiCal® runs directly on 
most HP 9000 series 200/300 computers or on a PC using either the HTBasic interpreter or the HP Basic for 
Windows interpreter.
2. FINDLEN which is used to calculate the optimum lengths of transmission lines for Line standards used in a 
NIST Multiline TRL calibration.
3. LRMCal® which is an extension of MultiCal® for performing LRM calibrations with a lossy and dispersive 
transmission line or a resistor with a reactance.
Cascade Microtech offers the following software packages:-
1. W inCaF^ which supports the SOLT, LRM, LRRM, SOLR, and TRL calibration methods and is suitable for 
use with most VNAs.
2. ENA WaferCal™ which is used for calibrating the Agilent ENA series VNAs.
A.4 Calibration versus de-embedding
The location along the chain of components connecting the test port of the VNA to the terminals of the DUT, 
where the VNA is calibrated to is referred to as the reference plane. A measurement taken with the VNA will be of 
the entire circuit located between the reference planes which may include structures such as interconnects, probe
^^The latest Agilent VNAs contain a complete PC running Windows.
^^NIST developed software can be downloaded at http://www.boulder.nist.gov/micro
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pads, and microwave probes as well as the DUT itself. Usually a measurement of only the DUT itself without the 
effects of any interconnects, probe pads, and microwave probes is required. This measurement can be achieved in 
two different ways:-
1. A calibration which locates the reference planes at the terminals of the DUT,
2. A calibration which locates the reference planes at some intermediate point along the the chain of compo­
nents connecting the test port of the VNA to the terminals of the DUT; typically at either the probe ends 
of the co-axial cables or at the probe tips. A measurement taken with the VNA will be of the entire circuit 
located between the reference planes and the process of de-embedding as shown in Figure A.6 is used to 
extr act the parameters of the DUT itself. De-embedding is accomplished using either a two-tier calibration, 
or a one-tier calibration in conjunction with dummy structures.
De-embedReference plane Reference plane
Fixture
DUT
DUTFixture
Effective new reference planes
Figure A.6: De-embedding extracts the parameters of the DUX itself from the measurement of the series 
combination of the DUT and other circuit elements.
A.4.1 One-tier calibration
A calibration performed in a single stage prior to taking measurements is termed a one-tier calibration. Most one- 
tier calibrations locate the reference plane either at the probe ends of the co-axial cables or at the probe tips. Only 
the LRL or NIST Multiline TRL with a finite length Through standard are capable of locating the reference planes 
at the terminals of the DUT.
It is essential that the Through, Reflect, and Line standards are fabricated on the same MIC or MMIC that 
contains the circuits to be tested to ensure that the physical properties of the transmission lines used for the inter­
connects, and tire transmission lines used in the Through, Reflect, and Line standards are identical. This would not 
be the case if the Through, Reflect, and Line standards are located on a separ ate impedance standar d substrate.
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A.4.2 De-embedding using a two-tier calibration
A two-tier calibration is obtained by performing a calibration (the first tier) followed by another calibration (the 
second tier) which uses the first tier corrected standaids measurements. The second tier calibration obtains the two 
eiTor boxes in terms of T-parameters (T i and Tg) representing the components between the two reference planes 
as shown in Figure A.7. For example, if tlie first tier calibration is performed using co-axial standards locating 
the reference planes at the ends of the co-axial cables, and the second tier calibration is performed using on-wafer 
standards locating the reference planes at the terminals of the DUT, then the second tier error boxes will be the 
T-parameters of the series combination of microwave probes, probe pads, and interconnects. Usually the second 
tier calibration is only performed once and the T-pai ameters of the error boxes are saved.
Reference plane of the 2nd calibration
DUX Probe errorsVNA and cable errors
VNA and 
cable errorsProbe errors
Reference plane of the 1st calibration Reference plane of the 1st calibration
Figure A.7: Locations of the reference planes in a two-tier calibration.
The first tier calibration is repeated prior to performing on-wafer measurements which results in all mea­
surements being a series combination of the first error box, the parameters of DUT, and the second error box as 
described by Equation A.I. Multiplying the T-parameters of the measurement (Tmeas) by the inverses of the T- 
parameters of the error boxes as described in Equation A.2 cancels out the effects of the error boxes; therefore 
extracting the parameters of the DUT itself.
T,m e a s T \T d u t T i
T d u t  =  T { - ^ T „ , , a . T ^ ^ = T ^ ^ T i T D U T T 2 T ^ ^ = T D U T
c& l)
(A.2)
Two-tier calibrations are normally accomplished using external software such as MultiCal(g) or W inCaF^ as 
opposed to using the calibration facilities incorporated into the firmware of the VNA.
A.4.3 De-embedding using dummy structures
An alternative method of de-embedding makes use of two dummy structures consisting of a pair of open circuited 
stubs, and a pair of short circuited stubs equal in length to the interconnects as shown in Figure A.8, which are 
fabricated on the MIC or MMIC that contains the circuits to be tested.
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DUT
Open Circuit Short Circuit
Figure A.8: Probe pads and interconnects can be de-embedded using dummy structures formed from open 
circuited and short circuited stubs.
A simple de-embedding procedure described in [163] is:-
1. Calibrate the VNA using a one-tier calibration that locates the reference planes at the probe tips. Calibration 
references can either be fabricated on the MIC or MMIC that contains the circuits to be tested or on a separate 
impedance standard substrate.
2. Take S-parameter measurements of the embedded DUT and of the two dummy structures.
3. Convert all three S-parameter datasets into Y-parameter datasets.
4. Calculate Y-parameters of the DUT using Equation A.3 where Yembedded are the Y-parameters of the embed­
ded DUT, Yopen and Yghort are the Y-parameters of the dummy structures formed from the open circuited 
and short circuited stubs, and Yd u t  are the Y-parameters of the DUT itself.
5. Convert Y-parameters of the DUT to S-parameters.
YduJ' — ^(Ygfnhedded Ygp^ri) (Yshort Yqp^ xi) ^ (A.3)
A more sophisticated de-embedding procedure which is more accurate at higher frequencies is detailed in 
[164].
A controversy exists amongst microwave engineers whether a one-tier calibration or de-embedding is the most 
accurate for on-wafer measurements although according to the MultiCal® instruction manual, the one-tier cali­
bration is the most accurate. In certain situations the use of a two-tier calibration is unavoidable and an example of 
such a situation is described in Appendix A.6.
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A.5 Microwave probes
Test probes have been used by the semiconductor industry for several decades to perform low frequency measure­
ments on integrated circuits prior to dicing the wafer. Many of these test probes employ fingers formed from wire 
needles which are inexpensive and effective at low frequencies, but perform poorly at microwave frequencies due 
to the wire needles having a high series inductance. Microwave probes require their fingers to be formed in a way 
that results in a low series inductance and a characteristic impedance as close as possible to 50 fl over a wide 
range of frequencies which is best accomplished using fingers arranged in a coplanar waveguide format as shown 
in Figure A.9.
Standard ACP tip (left) vs. 
ACP-RC tip (right)
Figure A.9: Microwave probe fingers arranged in a coplanar waveguide format. Photograph supplied by 
Cascade Microtech.
Coplanar microwave probes were developed by Cascade Microtech during the early 1980s [162] and introduced 
commercially in 1983. Many advances in microwave probes and associated technologies have taken place over 
the past two decades with the major players in the industry being Cascade Microtech and GGB Industries for 
microwave probes; HP/Agilent and Wiltron for microwave test equipment; NIST and Cascade Microtech for test 
and measurement procedures, calibration methods, and software tools.
An excellent book about microwave probes and on-wafer measurements [147] is recommended reading for 
anyone planning on carrying out on-wafer measurements or developing MICs or MMICs that will be tested using 
microwave probes. A useful introduction to microwave probe technology can be found in two recently published 
articles [165, 166] which provides information on the design and construction of microwave probes, and their 
proper usage.
Figure A. 10 shows the construction of a coplanar microwave probe. The tips are formed from blades of 
beryllium copper (BeCu) which is a flexible material with a low contact resistance and overplated with gold to 
reduce skin effect loss. A microwave wafer probe may appear to be a complex component, but in reality is simply 
an adaptor transitioning from a co-axial transmission line to a coplanar waveguide transmission line, so can be 
accommodated in a measurement calibration in exactly the same way as any other adaptor.
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Figure A. 10: Cross section of a coplanar microwave probe. Diagram supplied by Microwave Journal.
Coplanar microwave probes are designed to have an internal characteristic impedance as close as possible to 
50 Q in order to reduce mismatches at the interfaces between the co-axial cable and the probe connector, and the 
probe tips and the interconnecting transmission lines on the surface of the MIC or MMIC. In practice, the probe 
fingers will possess a strong series inductive component, and the probe pads will possess a strong shunt capacitive 
component, which results in a probe in contact with a probe pad functioning as a low pass filter. Measurements at 
high frequencies require the use of probes with low inductance fingers and probe pads made as small as possible 
in order to reduce their self capacitance.
The chain of components connecting the test port of the VNA to the terminals of the DUT on a MIC or 
MMIC can be represented either as a series of transmission lines of differing electrical lengths and characteristic 
impedances as shown in Figure A.l 1, or as a lumped element circuit shown in Figure A. 12. Note the coupled 
transmission line section in Figure A. 11 and its lumped element equivalent circuit of a mutual inductance and 
mutual capacitance in Figure A. 12 which results from where the probe finger overhangs the left hand side of the 
probe pad as shown in Figure A. 13.
Lower probe 
overhanging
Cable Upper probe probe pad Interconnect
OUTVNA
V.
Probe pad
Figure A l l :  Distributed element model of the chain of components connecting the VNA to the DUT on a 
MIC or MMIC.
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Figure A.12: Lumped element model of the chain of components connecting the VNA to the DUT on a MIC 
or MMIC.
^ ^ ^ ^ ^ ^ f in g e r
I Probe, pad
Interconnect
Figure A.13: Side view of a probe finger in contact with a probe pad
The values of the mutual inductance and mutual capacitance are determined by both the angle of the probe 
fingers with respect to the probe pad, and the lateral position on the probe pad where the probe tips make contact. 
The self inductance of the probe pad is also dependent upon the lateral position on the probe pad where the 
probe tips make contact, and as a rule of thumb the series inductance of the probe pad changes by ±0.15 pH for 
each micron of probe displacement. The results of a measurement or a calibration are influenced by the lateral 
position of the probe tips on the probe pad due to the differences in the electrical lengths of both the left hand 
portion (^i) and the right hand portion (0i) of the probe pad in Figure A.13. If a series of measurements are 
performed on a particular circuit where the probes are inconsistently positioned with each measurement, then 
the data obtained from the measurements will be inconsistent. Incorporating alignment marks around the probe 
pad helps in increasing the likelihood of a consistently placed probe, but as dimensions are so small, especially 
on MMICs then the only course of action to eliminate effects of inconsistently placed probes with subsequent 
application is to perform multiple measurements and average the results with the probes being removed from the 
pads and then replaced between each measurement. For every 50 pm  of overtravel (overtravel is the continued 
downward movement after the probe tip has made initial contact with the probe pad) the probe contacts will slide 
laterally by 10 pm.
Ideally probe pads should be as small as possible in order to reduce their self capacitances. The minimum 
recommended probe pad size for use with probes with a 150 pm  finger pitch is 100 p m x  100 pm. Vias connecting
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probe pads to lower metal structures should be located adjacent to probe pads rather than beneath them wherever 
possible. A via post beneath a probe pad will result in an uneven probe pad surface which will cause poor electrical 
contact with the probe tip and repeated contacting with uneven probe pads will rapidly wear down probe tips. All 
grounding pads must be connected to each other (Cascade Microtech rule 202) to ensure equal currents flow in the 
two ground fingers of the probe as coplanar waveguide transmission lines only function correctly if equal currents 
flow in the two ground traces. A ground current imbalance within a probe will result in parasitics leading to 
measurement errors.
A very useful application note from Cascade Microtech [167] is devoted to the practical layout and testing 
issues for circuits that will be tested using microwave probes. The application note details mechanical and elec­
trical rules which must be complied with to ensure that a MIC or MMIC can be successfully tested, along with 
design guidelines for commonly encountered situations for achieving the best possible measurements with the least 
practical complications.
A.5.1 Multifinger probes and probes for balanced signals
Most commercially available microwave probes are intended for use with single-ended signals and have their 
fingers arranged in a ground-signal-ground or GSG format. Probes used for balanced signals have their fingers 
arranged in GSSG, GSGSG or GSGGSG formats.
Microwave probes with fingers arranged in GSSG and GSGSG formats as shown in Figure A. 14 are manufac­
tured by Cascade Microtech (part number ACP40-D-GSGSG_xxx where xxx is the pitch between the fingers in 
microns) with a maximum working frequency of 40 GHz, and are fitted with two co-axial connectors with their 
centre pins connected to each of the signal fingers.
ACP-GSSG (left) vs.
ACP-GSGSG (right)
Figure A.14; Photograph of the tips of Cascade Microtech ACP series probes with fingers arranged in GSSG 
and GSGSG formats. Photograph supplied by Cascade Microtech.
A rather novel microwave probe is the patented [ 168] Picoprobe 40 A/50 A/67 A series manufactured by GGB 
industries which consist of two separate probes, mounted onto one holder as shown in Figure A. 15. One probe 
is fixed to the holder and the other is movable with the spacing between the two probes adjustable over a 4 mm
214
Appendix A  Test and Measurement
range. Each probe has a maximum working frequency of 110 GHz and may be individually configured with fingers 
arranged in a GSG, SG, or GS format. Figure A. 16 is a close up view of the probe tips arranged in a GSG GSG 
format.
Figure A.15: Photograph of a GGB Industries Picoprobe.
adjastaBTe
Figure A.16: Closeup view of the probe tips of the GGB Industries Picoprobe.
A.6 NIST Multiline TRL calibration issues
Optimum lengths of the Line standards are calculated using FINDLEN over a frequency range of 2 GHz to 40 GHz 
with 78 frequency points and an elfective dielectric constant of 7.8 which is approximately the average effective 
dielectric constant of a transmission line fabricated using the Hibridas process. A zero length Through standard is 
specified in FINDLEN which results in four Line standards with lengths of 750 pm, 3.55 mm, 8.2 mm, and 10 mm, 
with a maximum standard deviation figure of 0.796380114595. Using a zero length Through standard in FINDLEN 
ensures that the length of the transmission line used in the Through standard can be chosen arbitrarily and that the 
length of the transmission line used in a practical Line standard is the sum of the length of the transmission line
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used in the Through standard and the length of the transmission line calculated using FINDLEN.
A short circuit reflect standard is used where the stubs are half the length of the transmission line used in the 
Through standard. This ensures that the location of the short corresponds to the location of the reference plane 
formed by the Through standard.
Interconnects are usually formed from identical transmission lines, although in certain situations a DUT will 
be attached to interconnects formed from non-identical transmission lines. If the circuit is tested with a VNA 
calibrated using a one-tier LRL calibration, then the measurement results will be in error as LRL assumes that both 
interconnects are formed from the same tiansmission lines as the calibration references. A solution to this problem 
is an LRL calibration with a finite length Through standard formed from the tiansmission line used for the first 
interconnect on port 1, and the transmission line used for the second interconnect on port 2. This is accomplished 
using the following procedure:-
1. Perform a one-tier TRL calibration with a zero length Through standard which locates the reference plane at 
the probe tips.
2. Perform two separate two-tier TRL calibrations, each with a finite length Through standard where the 
Through, Reflect, and Line standards are formed from two different types of transmission lines (for exam­
ple, the 1st two-tier calibration uses interconnect type 2, and the 2nd two-tier calibration uses interconnect 
type 3) and save the S-parameters corresponding to the port 1 and port 2 adaptors for each of the two-tier 
calibrations.
3. Perform a one-tier calibration with a zero length Through standard and use the port 1 adaptor from the 1st 
two-tier calibration with Adapt on 1 in MultiCal®, and the port 2 adaptor from the 2nd two-tier calibration 
with Adapt on 2 in MultiCal® to form a TRL calibration with an interconnect type 2 on port 1 and an 
interconnect type 3 on port 2 with the reference planes located at the terminals of the DUT. Using the port 1 
adaptor from the 2nd two-tier calibration with Adapt on 1 in MultiCal®, and the port 2 adaptor from the 1st 
two-tier calibration with Adapt on 2 in MultiCal® results in a TRL calibration with an interconnect type 3 
on port 1 and an interconnect type 2 on port 2 with the reference planes located at the terminals of the DUT.
A less tedious calibration procedure devised by NIST is:-
1. Perform a one-tier calibration using the TRL standards formed from interconnect type 2, followed by a 
two-tier calibration using the TRL standaids formed from interconnect type 3, and save the S-parameters 
corresponding to the port 1 and port 2 adaptors.
2. A TRL calibration with an interconnect type 2 on port 1 and an interconnect type 3 on port 2 with the 
reference planes located at the terminals of the DUT is achieved by first performing a one-tier calibration 
with the TRL standards formed from interconnect type 2, followed by using the port 2 adaptor from the 
two-tier calibration with Adapt on 2 in MultiCal®. A TRL calibration with an interconnect type 3 on port 1
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and an interconnect type 2 on port 2 with the reference plane located at the terminals of the DUT is achieved 
by first performing a one-tier calibration with the TRL standards formed from interconnect type 2, followed 
by using the port 1 adaptor from the two-tier calibration with Adapt on 1 in MultiCal®.
A.7 Testing multiport circuits and circuits with balanced ports
Balanced circuits have been used for many decades at lower frequencies for audio applications, sensors, and 
datacommunications where signal integrity and a high immunity to interference is of paramount importance. At RF 
and microwave frequencies, circuits have traditionally been designed where signals are conveyed in an unbalanced 
or single-ended form with the only exceptions being dipole antennas, balanced mixers, and balanced push-pull 
amplifiers. Reasons for microwave and RF engineers avoiding balanced circuits wherever possible are;-
1. Lack of suitable test equipment for testing microwave and RF circuits with balanced ports. Until recently 
commercially available spectrum analysers, signal generators and VNAs have only been available with 
single-ended ports.
2. Cables and connectors for balanced transmission lines at RF and microwave frequencies do not exist al­
though it is possible to use two standard co-axial cables of equal length to form a balanced transmission 
line.
3. Lack of a standard characteristic impedance for balanced circuits although 100 looks as if it will become 
standard, and possibly 150 12 for frequencies under 1 GHz.
4. Until 1995 no clear definition of S-parameters for balanced circuits had been published'^.
Testing circuits with more than two single-ended ports or circuits with balanced ports at microwave frequencies is 
a large subject ai*ea in its own right, and in recent year* has been of great interest to microwave engineers who have 
developed new theories and test equipment. Those unfamiliar with the technicalities of performing measurements 
of multiport circuits and circuits with balanced ports should consult the series of application notes published 
by Agilent [170, 171] which provides an introduction to mixed-mode S-parameters used to describe circuits with 
balanced ports, methods for testing multiport circuits, and special consideration for making accurate measurements 
of microwave devices with more than two terminals. Additional application notes in the series aie devoted to the 
measurement of microwave baluns [114], SAW filters [172], and differential amplifiers [173].
A.7.1 M ultiport VNAs
A number of VNAs with more than two single-ended ports or with balanced ports have been developed recently 
and some are now production items available on the open market. VNAs with more than two single-ended ports are
'^Private communication has revealed that S-parameters for balanced circuits in an identical form to that in [169] was developed by a certain 
UK  government department during the early 1970s but legal restrictions prohibited publication o f the development.
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termed multiport VNAs whereas VNAs with balanced ports are termed pure mode VNAs. At the time of writing, 
VNAs with multiple single ended ports include:-
1. Agilent ENA series capable of measuring from 300 kHz to 8.5 GHz.
2. Agilent PNA series E8361A capable of measuring from 10 MHz to 67 GHz.
3. Agilent PNA series N5250A capable of measuring from 10 MHz to 110 GHz. This VNA is the replacement 
for the long running Agilent 8510 series which was discontinued on 3/10/2003.
4. Anritsu MS462xB with three single-ended ports.
5. Anritsu MS462xD with four single-ended ports.
All of which are capable of mathematically calculating mixed-mode S-parameters from the measured single-ended 
S-parameters when testing circuits with balanced ports.
A Pure mode VNA (PMVNA) stimulates the circuit with both differential mode and common mode signals 
and directly measures the differential mode and common mode signals emitted from the DUT. No PMVNAs are 
available commercially at the time of writing, although one can be constructed by attaching two 8517A test sets 
and a 3 dB hybrid coupler to an Agilent 85IOC VNA [174]. A calibration method for this PMVNA is described in 
[175].
A.7.2 Methods of calibrating multiport VNAs and PMVNAs
Multiport VNAs and PMVNAs are calibrated using extended versions of the calibration methods for conventional 
2-poit VNA described in Appendix A.2. Calibration methods for multiport VNAs and PMVNAs developed at the 
time of writing are detailed in the following application notes and papers:-
1. An application note from Cascade Microtech [176] describes a multiport SOLT calibration method for the 
Agilent ENA series multiport VNA used in conjunction with the Cascade Microtech Air Coplanar^^ Probe 
(dual tip GSGSG configuration). Calibration references are located on an impedance standard substrate 
(Cascade Microtech part no. 126-108) intended for use with the dual tip probe.
2. A product note from Agilent [177] details a 4-port SOLT calibration procedure for the Agilent ENA series 
multiport VNA used in conjunction with the Cascade Microtech Air Coplanar™ Probe (dual tip GSGSG 
configuration). The VNA is calibrated automatically using the ENA W aferCaF^ software package. Cal­
ibration references are located on an impedance standard substrate (Cascade Microtech part no. 126-102) 
intended for use with the dual tip probe. A description of calibration verification procedures for both mixed­
mode and multiport single-ended measurements are provided.
3. A technical note from Anritsu [178] describes a multiport SOLT calibration, and a multiport LRL calibration 
refeiTed to as TRX for use with their MS462xB 3-port VNA and MS462xD 4-port VNA. In theory these 
calibration methods are suitable for use with any multiport VNA.
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4. A calibration procedure for the PVNA developed by Bockelman and Eisenstadt [174] is described in [175].
5. An overall calibration theory for multiport VNAs has been developed [179] but at the time of writing does 
not appear to be in use commercially.
A.8 Testing multiport circuits with a 2-port VNA
If a multiport VNA is unavailable, then the technique devised by Tippet and Spéciale [180] can be used to test a 
circuit with more than two ports using a conventional 2-port VNA. This technique is implemented by performing 
several two port S-parameter measurements with the VNA connected to different combinations of ports on the 
DUT, then mathematically calculating the n  x n  S-paiameter matiix of the DUT (where n  is the number of ports 
the DUT has) from the 2 x 2  submatrices arising from each 2-port measurement. The 7i — 2 ports of the DUT that 
are not connected to the VNA must be terminated using dummy loads otherwise reflected signals will introduce 
serious errors into the measurement. The characteristic impedance of the dummy loads should ideally be equal 
to the characteristic impedance of the port of the DUT it is attached to in order to minimise reflections, but any 
arbitrary load that is not a short circuit or an open circuit is usable as long as its reflection coefficient is known. 
The reflection coefficient produced by most dummy loads will vary with frequency, so are measured using a VNA 
at the same frequency points as those used in the measurement of the DUT rather than simply being calculated 
from the quoted characteristic impedance of the dummy load.
Testing a multiport circuit with a 2-port VNA can be performed manually by disconnecting and re-attaching 
the connections between the DUT and the VNA and the dummy loads before taking each measurement, or auto­
matically using a microwave switch matrix. At the time of writing two automated systems have been developed:-
1. A system developed by NIST to test 4-port circuits [181] that comprises of a probe station with four probes 
arranged in a NSEW configuration and a computer controlled co-axial switch matrix with inbuilt loads 
operating from 50 MHz to 26.5 GHz. The system is controlled by a software package named NIST Multiport 
Measurement and Calibration Software in the form of a Lab VIEW™ executable library. Any standard 2-port 
calibration can be used with this system including SOLT, LRM, LRRM, or NIST Multiline TRL .
2. A 4-port extension for a 2-port single ended VNA [182] comprising of switches and loads with a maximum 
frequency of operation of 50 GHz. A 4-port TRL calibration procedure for this system is described in detail 
that is accomplished using two Line standard measurements, six Through standard measurements, and six 
Reflect standard measurements. Diagrams of suitable on-wafer calibration standards intended for use with 
probes with a GSSG footprint are also provided.
Neither of these two systems are available commercially although both are constructed from readily available 
components.
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A.9 Summary
1. The VNA used to test multilayer circuits fabricated using the Hibridas process should be calibrated using 
the NIST Multiline TRL calibration as it is the most accurate calibration method developed to date.
2. The calibration of the VNA is performed using the M ultiCal® software tool.
3. The circuits with balanced ports are tested using the method described in Appendix A.8 if a multiport VNA 
is unavailable. The process has to be carried out manually by repositioning probes if a computer controlled 
microwave switch matrix is unavailable.
4. A one-tier calibration is used when testing circuits attached to identical interconnects. A two-tier calibration 
using the procedure developed by NIST, which is described in Appendix A.6 is used when testing the circuits 
attached to non-identical interconnects.
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B Computer aided design issues
The three-dimensional components developed using the Caswell and Hibridas processes aie designed and simu­
lated using commercially available microwave CAD softwaie. Circuits at the schematic stage are simulated using 
Agilent ADS, and EM simulation is performed using either Agilent Momentum or Sonnet. Using the CAD soft­
ware has not been without difficulties due to deficiencies which makes the software poorly suited for certain design 
tasks. This chapter details the major deficiencies of the CAD software and countermeasures which enable certain 
tasks to be accomplished.
B.l Simulation of layouts with a finite metal thickness
Strip metal structures in Momentum prior to version 2003C, and Sonnet prior to version 9 are assumed to have 
a zero physical thickness. If the thickness of the dielectric layers are of a similar magnitude to the thickness of 
the metal stiuctures, then the metal structures must be modelled as having a finite thickness to ensure that the 
geometry of the EM fields in the simulated circuit correspond to the geometry of the EM fields in the real circuit. 
This situation becomes more acute in a multilayer circuit where zero thickness metal structures results in a EM 
simulation of a circuit with a completely different structure to that of the circuit which will be fabricated in practice.
Metal structures with a finite thickness are created in Momentum prior to version 2003C, and Sonnet prior to 
version 9 by first adding to the substrate stack an extra dielectric layer which represents the region between the 
upper and lower surfaces of the physical metal structure as shown in Figure B .l. Thick metal structures are created 
by drawing two zero thickness metal structures one on top of the other on the layers corresponding to the upper 
and lower surfaces of the physical metal structure. The two zero thickness metal structures are then connected 
together either by the use of vias or common mode ports which are interpreted by the software as being physically 
connected. Via stiuctures do not need to completely fill the space between the two zero thickness metal stiuctures 
as the EM simulation engines in Sonnet and Momentum are of the 2.5D var iety which does not model the current 
flowing in vias between metal strip layers but simply uses vias as a means of connecting metal strip layers together. 
Therefore, two strip vias connecting the outer edges of the two zero thickness metal structure together as shown in 
Figure B.2 are sufficient for use in most simulations.
In order to save time and reduce the likelihood of layout errors when designing circuits with Momentum; a 
number of thick metal components including transmission lines, bends, T-junctions, curved sections, and interlayer 
vias for multilayer circuits have been created as user defined components using the AEL programming language 
inbuilt into Agilent ADS. Every thick metal component has its own menu allowing the circuit designer to change 
its physical dimensions, and which metallisation layer in the multilayer circuit (C l, C2, C3, or C4) it is located 
on. A circuit which uses the thick metal components must have a substrate stack assembled in a way that includes 
the extia dielectric layers representing the regions between the upper and lower surfaces of the physical metal 
structure. The layer numbers of the the strip metal and via layers in the substrate stack must coiTespond with
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Physical microstrip structure What results when zero 
thickness metal layers 
are used
Thick metal structures created 
using multiple dielectric layers 
and two zero thickness metal 
strip layers joined with a via
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Figure B.l: The method of creating metal structures with a finite thickness.
Er l
Figure B.2: Cross section of a thick metal structure with two strip vias connecting connecting the outer 
edges of the two zero thickness metal structure together.
the layer numbers used for the two zero thickness metal structures and the interconnecting vias in the thick metal 
component macros.
Sonnet version 9 and Momentum version 2003C have an automatic thick metal option which allows thick metal 
structures to be added in exactly the same way as zero thickness metal structures.
B.2 Conductor loss
The EM simulation engines in Sonnet and Momentum are capable of simulating lossy conductors and automatically 
calculate loss resulting from the skin effect above the critical frequency fc  given in Equation B .l, where p  =  
47t X 10^ H/m, a  is the bulk conductivity in S/m, and t is the conductor thickness in metres. The critical frequency 
is the frequency when the skin depth is twice the thickness of a conductor with a rectangular cross section. At 
frequencies below fc, the conductor behaves like a frequency independent resistor.
f c  = (B.l)Tvpcrt"^
Thick metal structures are modelled as two infinitely thin metal strips corresponding to the upper and lower 
surface of the physical metal structure. In Sonnet version 9 and Momentum version 2003C, the EM simulation
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engines assume that each infinitely thin metal strip carries an equal current. In practice this model is wrong because 
microstrip is a dispersive transmission line where the current does not uniformly flow in the region defined by the 
periphery of the conductor and the skin depth, but instead concentrates towards the edges and the surface closest 
to the ground plane or return conductor. Also, tlie current in the ground plane or return conductor concentrates 
on the surface closest to the signal conductor. A different method of modelling the currents in thick conductors is 
employed in the EM simulation engine in Momentum version 2004 which takes into account the mutual coupling 
between the upper and lower infinitely thin metal strips. Agilent claims this increases the accuracy of a simulation 
over that performed using Momentum version 2003C.
Rough surfaces and edges of metal structures result in a loss that increases with frequency which can often be 
greater than the loss caused by the skin effect. This loss mechanism is not taken into account by the EM simulation 
engines in Sonnet and Momentum as they assume all conductors have perfectly smooth surfaces. Therefore, the 
EM simulated insertion loss of a particular circuit will be lower than its measured insertion loss. It is very difficult 
to model the loss caused by surface roughness mathematically although a formula has been derived by curve fitting 
experimental data [125].
B.3 Simulation of circuits with balanced ports
One of the most notable deficiencies of microwave CAD software at the time of writing are limited facilities to 
simulate circuits with balanced ports and output data in tlie form of mixed-mode S-parameters.
ADS version 2003C has very limited facilities to perform mixed-mode S-parameter simulations of circuits, 
where a circuit is stimulated with both differential mode and common mode signals, and both the differential mode 
and common mode signals emitted by the circuit are measured. All S-parameter test ports in ADS are of the 
single-ended variety and data cannot be directly output in the form of mixed-mode S-parameters.
Momentum has slightly better facilities by offering both differential mode and common mode port configura­
tions in addition to the usual single-ended port. Simulating a circuit with two balanced ports using a combination of 
differential mode and common mode ports produces a four element 2 x 2  S-parameter matrix corresponding to one 
of the quadrants of the 16 element 4 x 4  mixed-mode S-parameter matrix. For example having Port 1 as a differen­
tial mode port and Port 2 as a common mode port results in the Scd quadrant. Therefore, a total of four simulations 
are required to generate the full 16 element mixed-mode S-parameter matrix. A less time consuming method is to 
use four single-ended ports instead of the differential mode and common mode ports and mathematically convert 
the 16 element single ended S-parameter matrix to a 16 element mixed-mode S-parameter matrix. Two simulations 
are required to generate the 9 element mixed-mode S-parameter matrix for a circuit with one balanced port and 
one single-ended port; the first with the balanced port being a differential mode port, and the second with the bal­
anced port being a common mode port. Simulating such circuits with three single-ended ports and mathematically 
converting the 9 element single-ended S-parameter matrix to a 9 element mixed-mode S-parameter matrix is also 
possible. A disadvantage witli simulating with single-ended ports and mathematically converting to mixed-mode
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S-parameters is that the differential mode port characteristic impedance is fixed at four times the common mode 
port characteristic impedance, whereas using differential mode and common mode ports allows both differential 
mode and common mode port characteristic impedances to be chosen arbitrarily.
A number of user defined components have been developed for ADS using the in-built AEL programming 
language for performing mixed-mode S-parameter simulations for circuits with balanced ports which output data 
in the form of mixed-mode S-parameters. A summar y of the components are:-
1. A four port balanced test set used for simulating circuits with two balanced ports. It supplies differential 
mode and common mode signals to the circuit under test and measures the differential mode and common 
mode signals emitted by the circuit. Port 1 of the test set is connected to balanced port 1 of the circuit; 
port 2 of the test set is connected to balanced port 2 of the circuit. Data is output in the form of mixed 
mode S-parameters. It is possible to arbitrarily set the differential mode and common mode characteristic 
impedances for each port. Differential mode and common mode signals are sourced from and sunk into two 
single-ended ports using the simulated mixed-mode method described in [171].
2. A four port single-ended test set which can be used for simulating circuits with either four single-ended 
ports or circuits with two balanced ports. When simulating a circuit with two balanced ports, port 1 and 
port 2 of the test set are connected to balanced port 1 of the circuit; port 3 and port 4 of the test set are 
connected to balanced port 2 of the circuit. Data is output in the form of both single-ended S-parameters and 
mixed-mode S-parameters. The mixed-mode S-parameters aie mathematically calculated from the single­
ended S-parameters using the method detailed in Appendix E. It is possible to arbitrarily set the single-ended 
characteristic impedances for each port.
3. A three port balanced test set used for simulating circuits with one single-ended port and one balanced port. 
It supplies differential mode and common mode signals to the circuit under test and measures the differential 
mode and common mode signals emitted by the circuit. Port 2 of the test set is connected to the balanced port 
of the circuit; port 1 of the test set is connected to the single-ended port of the circuit. Data is output in the 
form of mixed-mode S-parameters. It is possible to arbitrarily set the differential mode and common mode 
characteristic impedances for port 2 and the single-ended characteristic impedance for port 1. Differential 
mode and common mode signals are sourced from and sunk into two single-ended ports using the simulated 
mixed-mode method described in [171].
4. A three port single-ended test set which can be used for simulating circuits with either three single-ended 
ports or circuits with one unbalanced and one balanced port. Port 2 and port 3 of the test set are connected to 
the balanced port of the circuit; port 1 of the test set is connected to the single-ended port of the circuit. Data 
is output in the form of both single-ended S-paiameters and mixed-mode S-parameters. The mixed-mode 
S-parameters are mathematically calculated from the single-ended S-parameters using the method described 
in Appendix E. It is possible to arbiti aiily set the single-ended characteristic impedances for each port.
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5. Three different types of ideal lossless transmission lines suitable for interconnecting balanced circuits in 
ADS schematics. None of these components have any artwork for use in Momentum.
All four mixed-mode S-parameter test sets can be used for simulations with ADS schematics, or with single-ended 
and mixed-mode datasets originating from other CAD packages or microwave test equipment.
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C Transmission line transformer impedance transforming ratios
Table C .l lists the impedance tiansforming ratios available from conventional Ruthroff tiansformers with 2 to 5 
transmission line sections. Equal delay Ruthroff transformers and Guanella baluns require one extra transmis­
sion line section for a given impedance transforming ratio. A list of available impedance transforming ratios for 
transmission line tiansformers with more than 5 transmission line sections can be found in [106, 107].
Table C.l: Impedance transforming ratios available from Ruthroff transformers with 2 to 5 transmission 
line sections.
2 transmission lines 3 transmission lines 4 transmission lines 5 transmission lines
4:9 (1:2.25) 9:16 (Ad 1 : 1.78) 36:49 (% 1 : 1.3611) 100:121 (1:1.21)
1:9 9:25 (%; 1 : 2.78) 25:36 (1:1.44) 81:100 (% 1 : 1.23)
4:25 (f  ^ 1 ; 6.25) 16:25(1:1.5625) 49:81 (% 1 : 1.65)
1:16 25:49(1:1.96) 64:121 (1:1.890625)
25:64(1:2.56) 49:100 (% 1 : 2.04)
16:49 (1:3.0625) 49:121 (f% 1 : 2.47)
9:49 (f% 1 : 5.44) 64:169 (% 1 : 2.64)
9:64 (% 1 : 7.11) 49:144 (% 1 : 2.94)
4:49(1:12.25) 25:81 (1:3.24)
1:25 49:169 (f% 1 : 3.45)
36:121 (AÜ 1 : 3.61)
36:169 («  1 : 4.69)
25:121 (1:4.84)
16:81 (1:5.0625)
25:144 (1:5.76)
25:169 (1:6.76)
16:121 (1:75625)
9:121 ( « 1 : 1 3 . 4 4 )
9:100 («  1 : 11.1)
^ 8 1  (1:20.25)
1:36
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D Amplifiers and mixers using transmission line transformers
One of the most useful applications of transmission line transformers are input and output matching networks 
for RF and microwave amplifiers. Ruthroff transformer can be used as a sti aightforwai d impedance transforming 
device, and Guanella baluns function as both a balun and an impedance transformer in a single component.
Low noise amplifiers usually have input impedances in the region of 10 O in series with a capacitance of 
approximately 0.3 pF, and output impedances of several hundred ohms in parallel with a capacitance of approx­
imately 0.1 pF. Power amplifiers have very low input and output terminal impedances of just a few ohms for a 
typical amplifier with a 100 W output. Traditional matching techniques involving stubs, lumped components, 
and quarter wave transformers are narrowband in operation, and in many cases physically very large compaied 
with the tr ansistors, therefore making wideband amplifiers difficult to incorporate into a MIC or MMIC. Magneti­
cally coupled transformers and baluns are used as matching devices for naiTow and medium bandwidth amplifiers 
used at frequencies ranging from audio to UHF, but their performance is limited by magnetic core saturation and 
interwinding capacitance which at high frequencies destroys the transformer action. High quality magnetic trans­
formers which operate over a wide bandwidth are very difficult to fabricate onto the surface of a MIC or MMIC. 
The classic planar spiral transformer suffers badly from self resonance due to parasitic interturn capacitances and 
the capacitance between the primary and secondary resulting in it being generally unusable at frequencies above 
the low GHz region.
TLTs are popular components for matching the output terminals of power amplifiers and the input terminals of 
LNAs and tuner stages to antennas with higher terminal impedances, but only four articles appeal- to have been pub­
lished [183,184, 92, 185] about amplifiers using TLTs as a general matching element or as an interstage matching 
device in a cascaded amplifier. Two of these amplifiers [183, 184] operate in the HF band using bipolar transis­
tors in conjunction with TLTs formed by winding bifilar wires around toroidal ferrite cores. The first amplifier 
dating from 1971 [183] operates in the 2-30 MHz frequency range and employs Ruthroff transformers with a 1:4 
impedance matching ratio matching 12.5 to 50 along with 180° hybrid circuits which at first sights appears 
to be a type of TLT but in reality does not actually operate as a TLT. Such hybrid circuits are detailed in the 4th 
edition of Sevick’s book about TLTs [90]. The second amplifier developed by Motorola in the early 1990s [184] 
operates in the 3-30 MHz frequency range and employs Ruthroff transformers with both 1:4 and 1:9 impedance 
transforming ratios matching 12.5 0  to 50 O and 5.55 fï to 50 respectively along with Guanella baluns matching 
12.5 fZ balanced to 50 O unbalanced. Although both amplifiers are designed for use at HF and the TLTs are of 
the bifilai* wires wound around a ferrite core vaiiety, the concept is clearly demonstrated which is applicable to 
amplifiers at microwave frequencies. The third amplifier [92] is a two-stage. Class A, small-signal amplifier oper­
ating in the 7 to 10 GHz range, fabricated as a multilayer MMIC with a polyimide upper dielectric. Two Ruthroff 
transformer with a 1:4 impedance transforming ratio employing two layers of metallisation are used as input and 
output matching elements for InP HEMTs. The fourth amplifier [185] employs a commercially available packaged 
Guanella balun with a 1:4 impedance transforming ratio in conjunction with a CMOS differential LNA as part of
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a Bluetooth tiansceiver operating at 2.5 GHz.
0,0.1 Examples of amplifiers using transmission line transformers
A simplified schematic of a wideband small-signal class A amplifier employing equal-delay Ruthroff ununs for 
matching at both the input and the output is shown in Figure D .l, and a simplified schematic of a wideband push- 
pull class B amplifier employing Guanella baluns for impedance matching at both the input and the output is shown 
in Figure D.2. Guanella baluns are suitable replacements for both magnetically coupled baluns and 180° hybrid 
circuits - both of which are narrowband in operation - commonly used in traditional push-pull class B amplifier 
configurations shown in Figures D.3 and D.4. Biasing, feedback, and linearising circuits have been omitted from 
the amplifier circuits for clarity.
+Vdd
Output
Input
Figure D.l: A Class A small-signal amplifier employing equal delay Ruthroff transformers for both load 
and source impedance matching.
+Vdd
Output
□ o
+Vdd
Figure D.2: A Class B power amplifier employing Guanella baluns for both source and load impedance 
matching.
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+Vdd
Input Output
+Vdd
Figure D.3: A traditional design of a Class B power amplifier commonly used at sub microwave frequencies 
employing magnetically coupled baluns for both source and load impedance matching.
+Vdd
A 180
Output
HÔ Â1— -o
I -  180 E
+Vdd
Figure D.4: A traditional design of a Class B power amplifier commonly used at UHF and microwave
frequencies employing 180° hybrids.
D.0.2 Mixers using Guanella baluns
Single balanced mixers operate with local oscillator and IF signals in a differential form, and double balanced 
mixers operate with the local oscillator, IF signal, and RF signal in a differential form. In most real world situations 
the signals supplied to the mixer are in a single-ended form which must therefore be converted to a differential 
form. It is usually required that the differential signals output by the mixer are converted to a single-ended signal. 
Conversion between single-ended and differential signals or vice versa is accomplished in traditional mixer designs 
using magnetically coupled transformer baluns; Marchand and half wavelength transmission line baluns; rat-race 
couplers; or 3 dB branch-line and Lange couplers. All of these components are narrowband in nature which 
restricts the range of IF and RF frequencies the mixer can handle. Using Guanella baluns to generate and combine
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differential signals results in a mixer capable of accepting and outputting IF and RF signals over a very wide 
bandwidth, which are useful circuits in spread spectrum applications and RF test equipment.
Only two published articles about mixers incorporating Guanella baluns appear to exist and both are patents. 
The first patent [186] describes a double balanced mixer for television tuners operating from 50 MHz to 850 MHz 
which employs Guanella baluns with a 1:4 impedance transforming ratio for the IF and RF signals. The second 
patent [187] describes a double balanced mixer where every component is fabricated on a MMIC apart from a 
Guanella balun of the bifilar whes wound around a ferrite core variety used for the RF output.
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E Theory of operation of balanced circuits
A complete theory of operation of balanced circuits was developed by Middlebrook during the early 1960s and 
published in his book about differential amplifiers [188]. Middlebrook’s theory differs from previous theories of 
operation of balanced circuits because it inhoduces the concept of mode conversion where the circuit converts 
some of the common mode signal at the input into a differential mode signal at the output, and also converts some 
of the differential mode signal at the input into a common mode signal at the output.
A circuit with two balanced ports can be considered as a black box with four signal terminals plus a ground 
terminal as shown in Figure E. 1. The ground terminal is simply used as a reference point for the voltages of the four 
signal terminals and may or may not be connected to anything inside the black box itself. In certain situations there 
might not be a real ground anywhere near the circuit. Balanced ports are created from a pair of signal terminals; 
those used as a circuit input are capable of sinking both differential mode and common mode signals; those used 
as a circuit output are capable of sourcing both differential mode and common mode signals. Some balanced ports 
are bi-directional implying that they can simultaneously source and sink signals. In Figure B .l, Port 1 is formed 
from terminals 1 and 2, and Port 2 is formed from terminals 3 and 4. The differential mode and common mode 
port voltages and currents are defined in terms of the terminal voltages and currents using Equations E .l to E.8 
where all terminal voltages are referenced to ground.
Port 1
r - O  >
*'11
‘'2 1
Port 2
 >
Figure E.l; A black box representation of a circuit with two balanced ports denoting the voltages and 
currents associated with each signal terminal.
The differential mode voltage is defined as the difference between the voltages of the two terminals
Vdl — Vi - V 2 
Vd2 =  V S — V4.
(E.l)
(E.2)
231
Appendix E Theory o f  operation o f  balanced circuits
The common mode voltage is the average voltage at a port
V c i  =  ^ 2 - ^  (E.3)
(E.4)
The differential mode current flowing into or out of a port is defined as a current entering one terminal of a port 
and a cuixent of equal magnitude leaving the other terminal of a port.
idi = 2 - ^  (E.5)
id2  = (E.6)
The common mode current is the total current flowing into or out of the two terminals of a port
i d  = i i  + Z2 (E.7)
Zq2 ~  3^ d” 4^ (E.8)
In an ideal balanced circuit, the output voltages are the input voltages multiplied by two gains: Add which
is the differential mode voltage gain, and Acc which is the common mode voltage gain. These two gains are 
dimensionless quantities tliat can take any positive value. In most real world circuits. Add is intended to have a 
significantly higher value than A^c as suppression of the common mode signal is desired.
If Port 1 is used as an input and Port 2 used as an output, then the output voltages are related to the input 
voltages using the following equations
Vd2 =  ^ddUdi (E.9)
Vc2 — AccVd (E. 10)
In a real balanced circuit, mode conversion takes place where some of the differential mode signal at the input 
gets converted to a common mode signal at the output, and some of the common mode signal at the input gets 
converted to a differential mode signal at the output. Mode conversion is described by two transfer gains: Adc 
which is the common mode to differential mode voltage conversion gain, and Acd which is the differential mode 
to common mode voltage conversion gain. These two gains are dimensionless quantities that can take any positive 
value. In most real world circuits, Adc and Acd take completely different values as a circuit can convert between
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modes better one way than the opposite way. The magnitude of Adc is an indication of how susceptible the circuit 
is to common mode interference at the input, and the magnitude of Acd is an indication of how much common 
mode interference the circuit generates at the output.
If Port 1 is used as an input and Port 2 used as an output, then the output voltages aie related to the input 
voltages using the following equations
Vd2  — AddZldl 4" AdcZJcl
Vc2  — -^cc^cl 4“ AcfiVdl
(E .ll)
(E.12)
which can also be expressed in a matrix form as
■^ dd -^dc 
Acd -^cc
fdl
V cl
(E.13)
To determine the two voltage gains and the two transfer gains, the circuit should be stimulated with a pure 
differential mode signal and measurements taken of both the differential mode and common mode voltages at the 
output port which are used to calculate Add and Acd- Next, the circuit should be stimulated with a pure common 
mode signal and measurements taken of both the common mode and differential mode voltages at the output which 
are used to calculate Acc and Adc-
The ratio of the differential mode voltage gain to the common mode voltage gain is known as the discrimination 
factor of the circuit
F  = (E.14)
A figure of merit for a balanced circuit intended to suppress a common mode signal at the input is the common 
mode rejection ratio or CMRR which is defined as the ratio of the common mode input voltage to the differential 
mode input voltage that produces the same output voltage. Usually the differential mode voltage at the output is of 
most interest, so the CMRR is
C M R R ^ ■^ ddAdc
which is often quoted in decibels as
C M R R {dE ) =  20 log (&)
(E.15)
(E.16)
Many circuits including baluns, SAW filters, and instrumentation amplifiers have a combination of single­
ended ports and balanced ports. Figure E.2 is a black box representation of a circuit with a single-ended port 
formed from terminal 1, and a balanced port formed from terminals 2 and 3.
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Port voltages and currents for the single ended, differential mode, and common mode signals are defined in 
terms of the terminal voltages and currents using Equations E. 17 to E.22 where all terminal voltages are referenced 
to ground.
\--o ----->
Port 1 - - Port 2
Figure E.2: A black box representation of a circuit with one single ended port and one balanced port denot­
ing the voltages and currents associated with each signal terminal.
The port 1 single-ended voltage
Usi =  Vi (E.17)
The port 1 single-ended current
"isl =  Zl (E.18)
The port 2 differential mode voltage
Vd2  = % 2 —%3 (E.19)
The port 2 common mode voltage
Vc2  — % -4- Vs (E.20)
The port 2 differential mode current
Zd2 = Z2 — %3 (E.21)
The port 2 common mode current
ic2  ~  Z2 + h (E.22)
Output voltages are related to the input voltages by two transfer gains: Ads which is the single-ended to 
differential mode voltage conversion gain, and Acs which is the single-ended to common mode voltage conversion
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gain. These two gains are dimensionless quantities that can take any positive value. In most real world circuits, 
Ads is intended to have a significantly higher value than Acs as suppression of the common mode signal is desired.
If Port 1 is used as an input and Port 2 used as an output, then the output voltages are related to the input 
voltages using the following equations
'Od2 =  AdsVsi (E.23)
Vc2 ~  AgcVsi (E.24)
To determine the two tiansfer gains, the circuit should be stimulated with a single-ended signal and mea­
surements taken of both the differential mode and common mode voltages at the output port which are used to 
calculate Ads and Acs- It is also possible to determine the two mode conversion gains by stimulating the balanced 
port with a pure differential mode signal followed by a pure common mode signal and taking measurements of the 
single-ended voltage at the output port in both cases.
The common mode rejection ratio for a circuit intended to suppress a common mode signal at the input is 
defined as
C M R R  =  ^  (E.25)
and the common mode rejection ratio for a circuit intended to generate as little common mode signal at the output 
from a single-ended signal at the input is defined as
C M R R  =  ^  (E.26)-Acs
both of which are often quoted in decibels as
C M H E(dB ) =  20 log (E.27)
C M R R {dE )  =  20 log (E.28)
E.l Mixed-mode S-parameters
Mixed-mode S-parameters which describe the operation of a circuit with balanced ports in terms of incident and 
reflected power waves were developed during the mid 1990s by Bockelman and Eisenstadt [169] by combining 
Middlebrook's theory of operation of balanced circuits [188] with modern single ended S-parameter theory [189].
Mixed-mode S-parameters are similar to single ended S-parameters in that they are the ratio of the response 
power wave hi emitted from circuit port i, to the incident power wave a* entering circuit port j  when the incident
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power waves entering all other ports aie zero, defined mathematically as
?  - (E.29)
ttfc=o for fc/j
In addition to the circuit port numbers where the power waves enter and leave, mixed-mode S-paiameters also 
provide information about the mode of the power wave at each port - either common mode or differential mode.
The nomenclature for mixed-mode S-parameters is: ■S'j-esponse mode, stimulus mode, response port, stimulus port' 
For example, Sdc2 i is a measure of the differential mode response power wave emitted from port 2 when a common 
mode incident power wave enters port 1.
A mixed-mode S-parameter matrix is organised in a similar way to a conventional single-ended S-parameter 
matrix where the rows represent the response port number and the columns represent the stimulus port number. 
Figure E.3 illustrates the mixed-mode S-parameter matrix for a circuit with two balanced ports. Notice that this 
mati'ix is divided into four quadrants with each quadrant containing S-parameters representing the reflection coef­
ficients of each port and the forward and reverse transmission coefficients between the two ports.
The Sdd quadrant describes the behaviour of the circuit with a differential mode stimulus and differential mode 
response and is analogous to the gain Add- The Sec quadrant describes the behaviour of the circuit with a common 
mode stimulus and a common mode response and is analogous to the gain Acc- The Sdc quadrant describes the 
behaviour of tlie circuit with a common mode stimulus and a differential mode response and is analogous to the 
transfer gain Adc- The Scd quadrant describes the behaviour of the circuit with a differential mode stimulus and a 
common mode response and is analogous to the transfer gain Acd-
Differential 
mode stimulus
Common 
mode stimulus
Port 1 Port 2 Port 1 Port 2
Differential Port 1 ------>
mode
response Port 2 ------>
Common Port 1 ------>
mode
response Port 2 ------>
V V V V
^ d d ll ^ddl2 ^ d c ll ^dcl2
^dd21 ^dd22 ^dc21 ^dc22
^ cd ll ^cdl2 ^ cc ll ^ccl2
^cd21 ®cd22 ^cc21 ^cc22
Figure E.3: Organisation of the mixed mode S-Parameter matrix for a circuit with two balanced ports.
Figure E.4 illustrates the mixed-mode S-parameter matrix for a circuit with one single-ended port and one 
balanced port. Notice that this matrix is also divided into four quadrants.
Further information about mixed-mode S-paiameters can be found in tire following publications [170, 171, 
190, 191, 192].
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Single ended 
response Port 1
Differential 
mode response Port 2
Common 
mode response Port 2
S i n g le
e n d e d
s t i m u l u s
D i f f e r e n t i a l
m o d e
s t i m u l u s
C o m m o n
m o d e
s t i m u l u s
Port 1 Port 2 Port 2
V V v
1 1 ® s d l 2 ^ s c l 2
d s 2 1 ^ d d 2 2 ® d c 2 2
c s 2 1 ^ c d 2 2 ^ c c 2 2
Figure E.4: Organisation of the mixed mode S-Parameter matrix for a circuit with one single ended and one 
balanced port.
E.2 Derivation of mixed-mode S-parameters
The port voltages and currents for a circuit with two balanced ports as shown in Figure E .l are defined as
Vdl = Vi — V2 (E.30)
Vd2 = V 3  — V4, (E.31)
Ucl V i  + V 2 (E.32)
Vc2 V3 4- V4 (E.33)
Zdl
Zl — (E.34)
Zd2 = (E.35)
i d  = i i + Z 2 (E.36)
ic2 — is 4- Û (E.37)
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The normalised power waves at the nth port of a circuit in terms of the port voltage, Vn, and the port current, 
in are defined as
“  2 V R e ( C )
where an is the normalised stimulus wave, bn is the normalised response wave, and Zon is the characteristic 
impedance of the port.
Using the definitions of Equations E.38 and E.39, the differential mode normalised power waves become
2% e(Zo2)
where Zodn is the differential mode char acteristic impedance of port n. 
Similarly, the common mode normalised power waves become
Z^ cn 4“ icTi'^Ocn
-  2VRe(Zoc»)
Uçn ~  Zcn^Ocn 
2 y/R e (Zocn)
(E.42)aj
h n  =  (B.43)
where Zocn is the common mode characteristic impedance of port n.
If the port characteristic impedances are purely real then Equations E.40 to E.43 can be simplified to
adn =  (E.44)
bdn = (E.45)2\/Zodr 
ZJcn 4~ icn^Ocn 
2 V ^
Z)cn icn^Ocn
2v^0c
(E.46)
(E.47)
Substituting the input and output voltages for the normalised stimulus and response power waves, and substitut­
ing the transfer and conversion gains for their corresponding mixed-mode S-parameters in Equations E. 11 and E. 12 
results in
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bdi — Sddl2 0 >d2 +  Rdcl2 0 ’c2 (E.48)
bd2 — Sdd2 ltldl 4" Sdc2 ldcl (E.49)
bel ~  ^cdl2 rZd2  4“ Sccl2 0 'c2 (E.50)
bc2 =  ^cd2 1 <Zdl 4" Scc2 lO-el (E.51)
which describe the normalised response power waves in terms of the normalised stimulus power waves and the 
mixed-mode transmission coefficients. Adding the reflection coefficient terms to Equations E.48 to E.51 results in
bdl — SddllCldl + d^dl2<Zd2 + SdcllO-cl + Sdcl20>c2
bd2 — Sdd2lO-dl + Sdd220-d2 + Sdc2\0.cl + Sdc220>c2
b e l  —  S c d l l d d l  +  S c d l2 tZ d 2  +  'S 'c c l ia c l  +  *S'ccl2Ûc2
6 c2  =  Scd2lO'dl +  Scd220-d2 +  <S'cc21<^cl +  ^cc220-c2
(E.52)
(E.53)
(E.54)
(E.55)
which describe the normalised response power waves in terms of the normalised stimulus power waves and the 
mixed-mode S-parameters. Equations E.52 and E.55 can be displayed more conveniently in matrix form as
b d i
bd2
h i
bc2
(E.56)
S d d l l  S d d l2  S d c l l  ^ d c l2  ® dl
S d d 2 1  S d d 2 2  S d c2 1  S d c2 2  0-d2
Scdll Scdl2 Sccll Sccl2 Ugi
Scd2 1  Scd2 2  Scc2 1  Scc22
Note that the configuration of the mixed-mode S-parameter matrix is identical to that in Figure E.3.
The port voltages and currents for a circuit with one single-ended and one balanced port as shown in Figure E.2 
are defined as
Usl =  Vi (E.57)
^si — il (E.58)
Zld2 =  V2~V3 (E.59)
Z)2  4- V3Vc2 =  2 (E.60)
V2 — V3  td2 -  g (E.61)
ic2 =  V2 + V 3 (E.62)
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Using the definitions of Equations E.38 and E.39, the single-ended normalised power waves become
-  =
^  2yR el:ZoT
where Z qs is the single-ended characteristic impedance of Port 1. 
The differential mode normalised power waves become
"  V R e ’( S
where %od is the differential mode characteristic impedance of Port 2. 
The common mode normalised power waves become
a.2 =  (E.67)2V 'Re(^0c)
Vc2  — Zc2 Zqc
2v'Re(Zoc)6.2 =  (e .68)
where Z qc is the common mode characteristic impedance of port 2,
If the port characteristic impedances are purely real then Equations E.63 to E.68 can be simplified to
Û s l  — Ufil +  i s l ^ O s
2 \hZos (E.69)
b s i  = Zlsl ~  i s l ^ O s  
2 \TZqs (E.70)
a d 2  = Vd2 +  « d 2 ^ 0 d  ^y/Zod (E.71)
bd2 = Vd2 — i d 2 Z o d2y/Zod (E.72)
ac2 = Vc2 +  i c 2 ^ 0 c  ^s/Zqc (E.73)
bc2  = Uc2 — i c 2 Z o c  
2 y/Zoc (E.74)
The normalised response power waves in terms of the normalised stimulus power waves and the mixed-mode 
S-parameters are
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bsl — SssllO-sl +  Ssdl2 0 -d2  +  <S'scl2ftc2
bd2 =  Sds2 ia sl + Sdd2 2 0 >d2 +  Sdc2 2 0 >c2
bc2 — Scs2lO/sl 4“ Scd220>d2 4” *S'cc22U'c2
Equations E.75 and E.77 can be displayed more conveniently in matrix form as
(E.75)
(E.76)
(E.77)
bsi ^ssll Ssdl2 Rsc12 0>sl
bd2 = Sds21 Sdd2 2 Sdc22 0>d2 (E.78)
bc2 ^cs21 Scd2 2 Scc2 2 Uc2
Note that the configuration of the mixed-mode S-parameter matrix is identical to that in Figure E.4.
E.3 The relationship between mixed-mode S-parameters and single ended S-parameters
Differential mode and common mode port voltages are simply sums and differences of the terminal voltages which 
aie single-ended as they are referenced to ground. Therefore, it is possible to establish a mathematical relationship 
between the differential mode and common mode normalised power waves, and the single-ended normalised power 
waves for the terminal voltages, which enables a relationship to be formed between mixed-mode S-parameters and 
single-ended S-parameters.
E.3.1 For a circuit with two balanced ports
The differential mode voltages and currents at Port 1 are
Zldl = Vi -~V2 (E.79)
Zl -  Z2
The single-ended incident power waves for each terminal of Port 1 are
v\ 4- z iZ qai
Ü2 = V2 + Z2 Z 0
2 VEÔ
Re-arranging Equation E.81 for v i  and Equation E.82 for ug results in
(E.80)
(E.81)
(E.82)
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v i = 2a \\fZQ  — zxZ q (E.83)
V2 =  2 a 2 \ / ^  — (E.84)
The normalised differential mode power wave at Port 1 is
where Z^d is the differential mode characteristic impedance.
Substituting Equations E.83 and E.84 into Equation E.79 then substituting Equations E.79 and E.80 into Equa­
tion E.85 results in the following expression for the differential mode power wave
^ ^ /Z q (a i — ag) -f- 2Z q (ig — ii)  -i- Zd (%i — %g)
= ------------------------ï y ï ï z ------------------------
If Zod =  2Zo then Equation E.86 becomes
.41 =  (E.87)
The common mode voltages and currents at Port 1 are
^ci =  (E.88)
«c1 = H + î2 (E.89)
The single-ended incident power waves for each terminal of Port 1 are
Re-arranging Equation E.90 for tiiand Equation E.91 for ng results in
V\ =  2(X\\JZ3 —z iZ q (E.92)
V2 =  2a2\fZQ ~  Z2 ^o  (E.93)
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The normalised common mode power wave is
where Z qc is the common mode characteristic impedance.
Substituting Equations E.92 and E.93 into Equation E.88 then substituting Equations E.88 and E.80 into Equa­
tion E.94 results in the following expression for the common mode power wave
_  (tti -t- ag) — Zq (%i +  ig) +  2Zc { i \  +  tg) ^
■  w W c  ®  '
If Z qc =  ^  then Equation E.95 becomes
Uci =  (E.96)
Equations E.97 to E .l04 list the normalised differential mode and common mode incident and response power 
waves for Ports 1 and 2 in terms of the normalised single-ended incident and response power waves for terminals 
1 to 4.
.41 =  (E.97)
.01 =  (B.98)
. 4 2  =  (E.99)
.02 =  (E.100)
6i — bobdi =  (E.lOl)
bel =  (E.102)V2
bd2 =  (E.103)
&C2 =  ^  (E .104)
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Equations E.97 to E.104 can be displayed more conveniently in a matiix form as
U dl O i
0>d2
=  M
a g
d e l « 3
a>c2 a 4
b d i a i
bd2 =  M
a g
b e l a s
bc2 a 4
Where M  which has the property M   ^ is defined as
1 -1 0 0
1 0 0 1 -1
V2 1 1 0 0
0 0 1 1
(E.l 05)
(E.l 06)
(E.l 07)
Mixed-mode S-paiameters aie calculated from 4-port single-ended S-parameters using Equation E.108. This 
is a similarity transform which indicates a change of basis has occurred between single ended S-parameters and 
mixed-mode S-parameters and that the two sets of S-parameters are different representations of the same device. It 
also implies that it is possible to test a circuit with two balanced ports using a 4-port single-ended VNA providing 
that the transmission lines connecting the VNA to the circuit aie electromagnetically isolated from each otlier to 
ensure that Zod =  2%o and Z qc =  where Z q is the single-ended chaiacteristic impedance. In practice this 
requires the use of four separate co-axial cables.
S d d l l S d d l2 S d c l l S d c l2 S i i S 12 S l 3 S i 4
S d d 2 1 S d d 2 2 S d c 2 1 S d c 2 2
=  M
S 21 S 23 5 : 3 4
S c d l l S c d l2 ‘5 'c c ll S c c l2 S 31 S 32 S 33 S 34
S c d 21 S c d 22 >5'cc21 S c c 22 S 41 S 42 S 43 & 4  _
Equation E.108 can be expressed in a linear form as
r, «S'il — S 2 I  — S l 2 +  S 2 2
O d d l l  =  -------------------- %--------------------
M - 1 (E.108)
(E.109)
S d d l 2  -
S is  ~  S 2 3  — Si4 + S 2 4 (E.l 10)
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54422 =  .^ 33 -  543 -  534 +  544 12)
5ecU =  ^ 3 1 + 5 2 4 + 5 4 2  +  522 (g ,, IJ)
= Ë î l ± ^ i + Æ î i ± ^  (E.1I4)
5 ..2 1  =  ■ 5 3 3 + 5 4 4  +  532 +  542 ( E .H S )
O _  % 3  +  ‘S'43 +  •S'34 +  ‘S'44 /r , 11 4:\Occ22 —  -------------------- ---------------------  ( E . l  1 0 ;
54044 =  - 524 +542  -5 2 2  g , ;  1 7 )
54042 =  543 -  523 +  544 -  524 (^.118)
54024 =  534 -  544 +  532 -  542 ( E .H 9 )
54022 =  5 3 3 - 5 4 3  +  5 3 4 - 5 4 4  (E .1 2 0 )
50444 =  5 u + 524 -  542 -  522 (E .1 2 1 )
5 o442 =  543 +  523 -  544 -  524 (E .1 2 2 )
5o424 =  531+ 544 -  532 -  542 (E.123)
5o422 =  533 +  5 4 3 - 5 3 4 - 5 4 4  (E .1 2 4 )
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The discrimination factor and common mode reject ratio in terms of mixed-mode S-parameters are defined as
F
C M R R
S d d 2 1
Scc2 \
S d d 2 \
S d c 2 \
(E.125)
(E.126)
E.3.2 For a circuit with one single-ended and one balanced port
Equations E.127 to E .l30 list the normalised differential mode and common mode incident and response power 
waves for Port 2 in terms of the normalised single-ended incident and response power waves for terminals 2 and 3 
under the condition that Z m  = 2 Z q and Zqc =
0>d2
®c2
bd2
bc2
0-2 — ®3
Ag +  «3 
\/2  
6g — 63
6g +  63 
7 2
(E.127) 
(E.128) 
(E.129) 
(E.l 30)
Equations E.127 to E .l30 can be displayed more conveniently in a matrix form as
where
a i a i
0-d2 =  M ag
0-C2 a s
bi bi
bd2 =  M 6g
bc2 bs
'  7 2 0 0
1 0 1 - 1
0 1 1
(E.131)
(E.l 32)
(E.133)
Mixed-mode S-parameters are calculated from 3-port single-ended S-parameters using Equation E .l34. A 
circuit with one single-ended and one balanced port can be tested using a 3-port single-ended VNA providing that 
the transmission lines connecting the VNA to the circuit are electromagnetically isolated from each other to ensure 
that Zdd =  2Zo and Z qc — where Z q is the single-ended characteristic impedance. In practice this requires
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the use of three separate co-axial cables.
5ssll 5sdl2 5 sc12 5n 5 i 2 5 i 3
5ds21 S d d 2 2 S d c2 2 =  M 521 5g2 S23
5 cs21 S cd 2 2 5 cc22 5 3 1 5 3 2 S33
Equation E.108 expressed in a linear form as
M ‘ (E.134)
‘S 's s l l
>Ssdl2
^scl2
<Sds21
‘S'dc21
S^ dd2 2
S cc2 2
S d c 2 2
S cd 2 2
511
512 — S is  
72
S i2  + S is
72
*5^21 — S s i
72 
521 +  531 
72
5 2 2  ~  S 2 3  ~  5 3 2  + Sss
2
S 2 2  +  S 2 3  +  5 3 2  +  5 3 3  
2
522 +  5g3 ~  5 3 2  — 5s3 
2
S22 — S23 4" 532 — 533
(E.l 35) 
(E.l 36)
(E.137) 
(E.138) 
(E.l 39) 
(E.140) 
(E.141) 
(E.142) 
(E.143)
The common mode reject ratio in terms of mixed-mode S-parameters is defined in Equation E. 144 for a circuit 
with a single-ended output port and a balanced input port, and in Equation E.145 for a circuit with a balanced 
output port and a single-ended input port.
C M R R  =
C M R R  =
S sd 2 1
S sc 2 1
S d s2 1
5 cs21
(E.144)
(E.145)
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F Mutual conductance and resistance
Mutual inductance and capacitance between two or more conductors are well known physical phenomena to most 
electr onic engineers, but less well known is the existence of mutual conductance and resistance which occurs in a 
system of EM coupled conductors if the dielectric medium, or the conductors are lossy.
Mutual conductance arises from the formation of a conductive path between two conductors as a result of loss 
in the dielectric medium and can be modelled at circuit level by a resistor between the two conductors with a value 
equal to the conductance of the dielectric material between the two conductors.
Mutual resistance does not arise from a conductive path between the two conductors, but instead results from 
the effect that two lossy conductors placed in close proximity are capable of influencing the power dissipation in 
one another due to induced eddy currents arising from inductive coupling between the two conductors. A conductor 
conveying an alternating current is surrounded by an alternating magnetic field; if a second conductor is brought 
into the vicinity of the first conductor then the magnetic field produced by the current fiowing in the first conductor 
will induce a current into the second conductor. Induced currents tend to flow near the surface in the skin depth 
region and are strongest on the side of the second conductor that is closest to the first conductor - this phenomena 
is known as the proximity effect. As both conductors are lossy, then the induced current in the second conductor 
will result in it dissipating power in the form of heat. The amount of power dissipated is \ R  | J[^, where R  is the 
self resistance of the second conductor, and I  is the induced current circulating in the second conductor. This type 
of power dissipation is known as inductive heating and is utilised in inductive cooking appliances and industrial 
heating equipment as it is capable of supplying large, but precisely controlled quantities of heat to a workpiece. 
The power dissipation from the second conductor will have the effect of increasing the self resistance of the first 
conductor which will result in it sinking more electrical power from the power supply. The increase in power taken 
from the power supply is equal to the power dissipated in the second conductor.
Consider two separate lossy conductors excited using two independent cunent sources as shown in Figure F.l. 
Each conductor has its own self resistance, R n  for conductor 1, and R 2 2  for conductor 2. If the two conductors 
are electromagnetic ally isolated from each other then the power dissipated by conductor 1 will be | i î n  \ I i f l  the 
power dissipated by conductor 2 will be | Jg |^; and the total power dissipated will be ^ R u  |/ i  +  2 ^ 2 2  \ h f -  
If the two conductors are placed in close proximity then the magnetic field produced by conductor 1 will induce 
a current in conductor 2, and the magnetic field produced by conductor 2 will induce a current in conductor 1. 
Induced current in conductor 2 results in power dissipation known as inductive heating and the added power loss 
in conductor 2 will have the effect of increasing the self resistance of conductor 1. Conversely, the induced current 
in conductor 1 also results in power dissipation in conductor 1 which has the effect of increasing the self resistance 
of conductor 2.
248
Appendix F  Mutual conductance and resistance
A
V___L
R11
"A
R 2 2 .
X _-_v
Figure F.l: Circuit representation of a pair of coupled lossy conductors.
The voltages across each conductor aie given by Equations F. 1 and F.2 in linear form, or Equation F.3 in matrix 
form where R 12 = R 21 and R 2 1  is known as the mutual resistance. In the case of the two conductors being 
electromagnetically isolated from each other, or if they both convey DC currents then R 12  =  0 as no coupling 
takes place between the two conductors.
Vi — R i i l i  +  R i 2 f 2  
V2 ~  R 2 l h  + R 2 2 ^ 2
(F.l)
(F.2)
T^2
R l l  R i 2 
R 2 I ^22
h
h
(F.3)
An important point to note is that this model of coupled lossy conductors only attempts to represent the resistive 
component of the voltage drop across the two conductors. There is also an additional inductive component to the 
voltage di'op described by the self inductances of the two conductors and the mutual inductance between them. 
The total power dissipated by the two conductors is:-
P  =  iR e (J rV i)  +  iR e (J iy 2 )
which is equal to the power supplied by the two current sources I i  and I 2 .
Eliminating Vi and V2 from Equation F.4 using Equations F. 1 and F.5 results in:-
(F.4)
R  =  j R n  |/ l  I" +  5^22 1/2 r  +  Ai2Re { h i ; ) (F.5)
It can clearly be seen from Equation F.5 that the power dissipated from a pair of coupled lossy conductors is 
greater than the power dissipated fr om the same two conductors when they are electromagnetically isolated from 
each other providing R 12  > 0.
Mutual resistance between two conductors can be represented as a pair of cuiTent controlled voltage sources; 
a pair of current controlled current sources; or a pair of voltage controlled voltage sources, whichever is the most 
convenient for the particular situation. Figures F.2, F.3 and F.4 show schematics for all three representations.
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A \ /  I
1
V
"A
_  N!/
Figure F.2: Mutual resistance represented as a pair of current controlled voltage sources..
V__
Figure F.3: Mutual resistance represented as a pair of current controlled current sources..
V1
‘22
V _ _ J
Figure F.4: Mutual resistance represented as a pair of voltage controlled voltage sources..
An application note published by Ansoft explains mutual inductance from both an EM and circuit model 
perspective [193].
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